

# Primary Battery SOH Monitor with Precision Coulomb Counter

## FEATURES

- **Battery Input Voltage Range: 1.8V to 5.5V**
- **100nA Quiescent Current**
- **8 Primary Battery Peak Input Current Limits: 5mA/10mA/15mA/20mA/25mA/50mA/75mA/100mA**
- **SOH Monitor for Primary Battery**
  - Integrated Coulomb Counter (Q)
  - Additional Monitors for Battery Voltage (V), Battery Impedance (Z), and Temperature (T)
- **Primary Battery Current (BAT\_IN) or Load Current (BAT\_OUT) is Counted**
- **Integrated ±10mA Supercapacitor Balancer**
- Programmable Coulomb Counter Prescaler for Wide Range of Battery Sizes
- Programmable Discharge Alarm Threshold with Interrupt Output
- I<sup>2</sup>C Interface
- Tiny 12-Lead 2mm × 2mm LFCSP

## APPLICATIONS

- Low Power Primary Battery Powered Systems (e.g., 1× LiSOCl<sub>2</sub>, 2–3× Alkaline)
- Remote Industrial Sensors (e.g., Meters, Alarms)
- Asset Trackers
- Electronic Door Locks
- Keep-Alive Supplies/Battery Backup
- SmartMesh® Applications

## DESCRIPTION

The LTC3337 is a primary battery state of health (SOH) monitor with a built-in precision coulomb counter. It is designed to be placed in series with a primary battery with minimal associated series voltage drop. The patented *infinite dynamic range* coulomb counter tallies ALL accumulated battery discharge and stores it in an internal register accessible via an I<sup>2</sup>C interface. A discharge alarm threshold based on this state of charge (SOC) is programmable. When it is reached, an interrupt is generated at the  $\overline{\text{IRQ}}$  pin. Coulomb counter accuracy is constant down to no load.

The LTC3337 also integrates additional SOH monitoring which measures and reports via I<sup>2</sup>C: battery voltage, battery impedance, and temperature.

To accommodate a wide range of primary battery inputs, the peak input current limit is pin selectable from 5mA to 100mA.


Coulombs can be calculated for either the BAT\_IN or BAT\_OUT pin, determined by the AV<sub>CC</sub> pin connection.

A BAL pin is provided for applications utilizing a stack of two supercapacitors (optional) at the output.


The LTC3337 is offered in a 12-lead 2mm × 2mm LFCSP package.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. patents, including 9312815.

## TYPICAL APPLICATION



**Total Coulomb Counter Error (100mA I<sub>PEAK</sub> Setting)**




## ABSOLUTE MAXIMUM RATINGS

(Note 1)

BAT_IN, BAT_OUT, AV <sub>CC</sub> Voltage.....	-0.3V to 6V
(BAT_OUT – BAT_IN) Differential Voltage .....	0.3V
DV <sub>CC</sub> , SCL, SDA Voltage .....	-0.3V to 6V
IPK[2:0] Voltage.....	-0.3V to [Lesser of (BAT_IN + 0.3V) or 6V]
BAL Voltage .....	-0.3V to [Lesser of (BAT_OUT + 0.3V) or 6V]
IRQ, BATOUT_OK Current .....	±1mA
BAT_OUT Current .....	150mA
SDA Current .....	5mA
Operating Junction Temperature	
Range (Notes 2, 3).....	-40°C to 125°C
Storage Temperature Range .....	-65°C to 150°C

## PIN CONFIGURATION



## ORDER INFORMATION

TAPE AND REEL	TAPE AND REEL (MINI)	PART MARKING		PACKAGE DESCRIPTION	MSL RATING	TEMPERATURE RANGE
		DEVICE	FINISH CODE			
LTC3337ERC#TRPBF	LTC3337ERC#TRMPBF	LHMM	e4	12-Lead (2mm × 2mm × 0.75mm) LFCSP	MSL1	-40°C to 125°C

Contact the factory for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

[Tape and reel specifications](#). Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ . (Note 2).  $\text{BAT\_IN} = \text{BAT\_OUT} = \text{AV}_{\text{CC}} = \text{DV}_{\text{CC}} = 3.6\text{V}$  unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Input Voltage Range (BAT_IN)	(Note 4)	●	1.8		5.5	V
$\text{AV}_{\text{CC}}$ Voltage Range		●	1.8		5.5	V
<b>Coulomb Counter</b>						
Input Current into BAT_IN	BAT_IN – BAT_OUT = 50mV			0		nA
	BAT_IN – BAT_OUT = 175mV (Current Source Turned On), 100mA $\text{I}_{\text{PEAK}}$ Setting	●	90 85	100 100	110 115	mA mA
	BAT_IN – BAT_OUT = 175mV (Current Source Turned On), 75mA $\text{I}_{\text{PEAK}}$ Setting	●	67.5 65	75 75	82.5 85	mA mA
	BAT_IN – BAT_OUT = 175mV (Current Source Turned On), 50mA $\text{I}_{\text{PEAK}}$ Setting	●	45 43	50 50	55 57	mA mA
	BAT_IN – BAT_OUT = 175mV (Current Source Turned On), 25mA $\text{I}_{\text{PEAK}}$ Setting	●	22.5 21.5	25 25	27.5 28.5	mA mA
	BAT_IN – BAT_OUT = 175mV (Current Source Turned On), 20mA $\text{I}_{\text{PEAK}}$ Setting	●	18 17	20 20	22 23	mA mA
	BAT_IN – BAT_OUT = 175mV (Current Source Turned On), 15mA $\text{I}_{\text{PEAK}}$ Setting	●	13.5 13	15 15	16.5 17	mA mA
	BAT_IN – BAT_OUT = 175mV (Current Source Turned On), 10mA $\text{I}_{\text{PEAK}}$ Setting	●	9 8.5	10 10	11 11.5	mA mA
	BAT_IN – BAT_OUT = 175mV (Current Source Turned On), 5mA $\text{I}_{\text{PEAK}}$ Setting	●	4.5 4.2	5 5	5.5 5.8	mA mA
	Start-Up: BAT_OUT = 0V, 25mA/50mA/75mA/100mA $\text{I}_{\text{PEAK}}$ Settings			25		mA
	Start-Up: BAT_OUT = 0V, 5mA/10mA/15mA/20mA $\text{I}_{\text{PEAK}}$ Settings			5		mA
$\text{AV}_{\text{CC}}$ Pin Input Quiescent Current	BAT_IN – BAT_OUT = 50mV			100	160	nA
$Q_{\text{LSB}}$ (for Prescaler Setting M = 0) (Notes 5, 6)	100mA $\text{I}_{\text{PEAK}}$ Setting	●	14.17	14.91	15.66	mA • hr
	75mA $\text{I}_{\text{PEAK}}$ Setting			11.18		mA • hr
	50mA $\text{I}_{\text{PEAK}}$ Setting			7.457		mA • hr
	25mA $\text{I}_{\text{PEAK}}$ Setting			3.728		mA • hr
	20mA $\text{I}_{\text{PEAK}}$ Setting			2.983		mA • hr
	15mA $\text{I}_{\text{PEAK}}$ Setting			2.237		mA • hr
	10mA $\text{I}_{\text{PEAK}}$ Setting			1.491		mA • hr
	5mA $\text{I}_{\text{PEAK}}$ Setting			745.7		$\mu\text{A} \cdot \text{hr}$
Full-Scale Coulomb Count (Battery Capacity)	5mA $\text{I}_{\text{PEAK}}$ Setting, M = 15 (Smallest Battery)			1.491		mA • hr
	100mA $\text{I}_{\text{PEAK}}$ Setting, M = 0 (Largest Battery)	●	928.5	977.3	1026	A • hr
Total Coulomb Counter Error (Note 6)	(Note 7)	●	-3 -5		3 5	% %
Coulomb Counter Turn-On Threshold	(BAT_IN – BAT_OUT), BAT_OUT Rising			0.6		V
Coulomb Counter Turn-Off Threshold	(BAT_IN – BAT_OUT), BAT_OUT Falling			1.2		V
BATOUT_OK Threshold	(BAT_IN – BAT_OUT), BAT_OUT Rising	●	88	110	132	mV
BATOUT_OK Threshold	(BAT_IN – BAT_OUT), BAT_OUT Falling	●	375	400	425	mV

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ . (Note 2).  $\text{BAT\_IN} = \text{BAT\_OUT} = \text{AV}_{\text{CC}} = \text{DV}_{\text{CC}} = 3.6\text{V}$  unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$I_{\text{PEAK}}$ Turn-Off Threshold ( $V_{\text{OUT\_HIGH}}$ )	( $\text{BAT\_IN} - \text{BAT\_OUT}$ ), $\text{BAT\_OUT}$ Rising	●	88	110	132	mV
$I_{\text{PEAK}}$ Turn-On Threshold ( $V_{\text{OUT\_LOW}}$ )	( $\text{BAT\_IN} - \text{BAT\_OUT}$ ), $\text{BAT\_OUT}$ Falling	●	140	160	230	mV
$\text{BAT\_OUT}$ Hysteresis	$V_{\text{HYST}} = V_{\text{OUT\_LOW}} - V_{\text{OUT\_HIGH}}$	●	40			mV
<b>Voltage Monitor</b>						
$V_{\text{LSB}}$				1.465		mV
Total Voltage Error		●	-1.0 -2.5		1.0 2.5	% %
Full-Scale Voltage (1111111111 Code)				6		V
Zero Voltage (0000000000 Code)				0		V
<b>Temperature Monitor</b>						
$T_{\text{LSB}}$				0.784		$^\circ\text{C}$
Code for Room Temperature $25^\circ\text{C}$			-5LSBs	01010101	+5LSBs	
Full-Scale Temperature (11111111 Code)				159		$^\circ\text{C}$
Zero-Scale Temperature (00000000 Code)				-41		$^\circ\text{C}$
Hot Die Temperature Warning Threshold (Die Temperature that Causes $\overline{\text{IRQ}} = 0$ )	00000000 Code for Register Bits H[15:8] 11111111 Code for Register Bits H[15:8] (Default)			-41 159		$^\circ\text{C}$ $^\circ\text{C}$
Cold Die Temperature Warning Threshold (Die Temperature that Causes $\overline{\text{IRQ}} = 0$ )	00000000 Code for Register Bits H[7:0] (Default) 11111111 Code for Register Bits H[7:0]			-41 159		$^\circ\text{C}$ $^\circ\text{C}$
<b>Supercapacitor Balancer</b>						
$V_{\text{SCAP}}$ ( $\text{BAT\_OUT}$ Pin)	Supercapacitor Balancer Input Range	●	2.5		5.5	V
$I_{\text{SCAP}}$ ( $\text{BAT\_OUT}$ Pin)	Supercapacitor Balancer Quiescent Current, $\text{BAT\_OUT} = 5\text{V}$ , $I_{\text{BAL}} = 0$			62	150	nA
Supercapacitor Balancer Max Source Current	$\text{BAT\_OUT} = 5.0\text{V}$ , $\text{BAL} = 2.4\text{V}$		10			mA
Supercapacitor Balancer Max Sink Current	$\text{BAT\_OUT} = 5.0\text{V}$ , $\text{BAL} = 2.6\text{V}$				-10	mA
Supercapacitor Balance Point ( $V_{\text{BAL}}$ )	Percentage of $\text{BAT\_OUT}$ Voltage	●	49	50	51	%
<b>Digital Inputs and Outputs</b>						
$\text{DV}_{\text{CC}}$ Voltage Range		●	1.8		5.5	V
Digital Input High Voltage ( $V_{\text{IH}}$ )	For Pins IPK[2:0] For Pins SDA, SCL	●	$\text{BAT\_IN} - 0.5$ 70			V % $\text{DV}_{\text{CC}}$
Digital Input Low Voltage ( $V_{\text{IL}}$ )	For Pins IPK[2:0] For Pins SDA, SCL	●			0.5 30	V % $\text{DV}_{\text{CC}}$
Digital Input High Current ( $I_{\text{IH}}$ )	For Pins IPK[2:0] For Pins SDA, SCL				10 10	nA nA
Digital Input Low Current ( $I_{\text{IL}}$ )	For Pins IPK[2:0] For Pins SDA, SCL				10 10	nA nA
Digital Output High Voltage ( $V_{\text{OH}}$ )	For Pins $\overline{\text{IRQ}}$ , $\text{BATOUT\_OK}$ ; $1\mu\text{A}$ Out of Pin		$\text{DV}_{\text{CC}} - 0.5$			V
Digital Output Low Voltage ( $V_{\text{OL}}$ )	For Pins $\overline{\text{IRQ}}$ , $\text{BATOUT\_OK}$ ; $1\mu\text{A}$ into Pin For Pin SDA; $3\text{mA}$ into Pin				0.5 0.4	V V
<b>I<sup>2</sup>C Timing Characteristics (See Figure 1)</b>						
I <sup>2</sup> C Read Address				11001001		
I <sup>2</sup> C Write Address				11001000		
Clock Operating Frequency	$f_{\text{SCL}}$				400	kHz

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ . (Note 2).  $BAT\_IN = BAT\_OUT = AV_{CC} = DV_{CC} = 3.6\text{V}$  unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Bus Free Time Between STOP/START	$t_{BUF}$	1.3			$\mu\text{s}$
Repeated START Set-Up Time	$t_{SU,STA}$	600			ns
Hold Time (Repeated) START Condition	$t_{HD,STA}$	600			ns
Set-Up Time for STOP Condition	$t_{SU,STO}$	600			ns
Data Set-Up Time (Input)	$t_{SU,DAT}$	100			ns
Data Hold Time (Input)	$t_{HD,DATI}$	0			$\mu\text{s}$
Data Hold Time (Output)	$t_{HD,DATO}$	0		0.9	$\mu\text{s}$
Clock/Data Fall Time	$t_f$	20		300	ns
Clock/Data Rise Time	$t_r$	20		300	ns
Clock LOW Period	$t_{LOW}$	1.3			$\mu\text{s}$
Clock HIGH Period	$t_{HIGH}$	0.6			$\mu\text{s}$
Spike Suppression Time	$t_{SP}$			50	ns

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3337 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The specifications over the  $-40^\circ\text{C}$  to  $125^\circ\text{C}$  operating junction temperature range are assured by design, characterization, and correlation with statistical process controls. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance, and other environmental factors.

**Note 3:**  $T_J$  is calculated from the ambient  $T_A$  and power dissipation  $P_D$  according to the following formula:  $T_J = T_A + (P_D \cdot \theta_{JA})$ .

**Note 4:** Coulomb counter and peak current limit accuracy are at their best for  $BAT\_IN$  voltages above 2V. Voltage and Temperature Monitor accuracy

are at their best down to 1.8V. See Extended Battery Range Below 2V in the Operation section.

**Note 5:** The equivalent charge of an LSB in the accumulated charge register depends on the  $I_{PEAK}$  setting and the internal prescaling factor M. See Choosing the Coulomb Counter Prescaler M section for more information. Note that:

$$1\text{mA} \cdot \text{hr} = 3.6\text{A} \cdot \text{s} = 3.6\text{C}.$$

**Note 6:** The specified accuracy of  $q_{LSB}$  in percent is better than that of the corresponding  $I_{PEAK}$  because the timebase used for calculating coulombs is internally adjusted to compensate for errors in the actual  $I_{PEAK}$  value. The Total Coulomb Counter Error specified includes any inaccuracy in  $q_{LSB}$ .

**Note 7:** This parameter is production tested only for the 100mA  $I_{PEAK}$  setting. For the other  $I_{PEAK}$  settings it is guaranteed by extension due to the internal design architecture and operation.

## TIMING DIAGRAM





Figure 1. Definition of Timing on I<sup>2</sup>C Bus


## TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$ ,  $\text{BAT\_IN} = \text{BAT\_OUT} = \text{AV}_{\text{CC}} = \text{DV}_{\text{CC}} = 3.6\text{V}$ ,  $100\text{mA } I_{\text{PEAK}}$  unless otherwise noted.


**AV<sub>CC</sub> Quiescent Current, Current Source is Off**




**Supercapacitor Balancer Quiescent Current**




**Supercapacitor Balancer Source/Sink Current**




**Supercapacitor Balancer Source Current**




**Supercapacitor Balancer Sink Current**




**I<sub>PEAK</sub> Current vs Temperature (100mA I<sub>PEAK</sub> Setting)**




**Coulomb Counter Error in Continuous Mode (100mA I<sub>PEAK</sub> Setting)**



**Total Coulomb Counter Error (5mA I<sub>PEAK</sub> Setting)**




**Total Coulomb Counter Error (10mA I<sub>PEAK</sub> Setting)**




**TYPICAL PERFORMANCE CHARACTERISTICS**  
 3.6V, 100mA I<sub>PEAK</sub> unless otherwise noted.

T<sub>A</sub> = 25°C, BAT\_IN = BAT\_OUT = AV<sub>CC</sub> = DV<sub>CC</sub> =


**Total Coulomb Counter Error (15mA I<sub>PEAK</sub> Setting)**




**Total Coulomb Counter Error (20mA I<sub>PEAK</sub> Setting)**




**Total Coulomb Counter Error (25mA I<sub>PEAK</sub> Setting)**




**Total Coulomb Counter Error (50mA I<sub>PEAK</sub> Setting)**




**Total Coulomb Counter Error (75mA I<sub>PEAK</sub> Setting)**




**Total Coulomb Counter Error (100mA I<sub>PEAK</sub> Setting)**




**I<sub>PEAK</sub> Turn-On/Off Thresholds**



**Start-Up Current Out of BAT\_OUT Pin (I<sub>PK[2]</sub> = 1 Settings)**








**Start-Up Current Out of BAT\_OUT Pin (I<sub>PK[2]</sub> = 0 Settings)**




## TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$ ,  $\text{BAT\_IN} = \text{BAT\_OUT} = \text{AV}_{\text{CC}} = \text{DV}_{\text{CC}} = 3.6\text{V}$ ,  $100\text{mA } I_{\text{PEAK}}$  unless otherwise noted.



$C_{\text{OUT}} = 100\mu\text{F}$   
 $\text{BAT\_IN} = 3.6\text{V}$   
 LOAD STEP FROM 0mA TO 50mA



$C_{\text{OUT}} = 100\mu\text{F}$   
 $\text{BAT\_IN} = 3.6\text{V}$   
 LOAD STEP FROM 5mA TO 50mA

## PIN FUNCTIONS (LFCSP)

**BAT\_IN (Pin 11):** Battery Input Voltage. Connect the battery as close as possible to this pin.

**BAT\_OUT (Pin 12):** Battery Output Voltage. Connect the load to this pin.

**IPK0 (Pin 10):** Input Current Limit Select Bit (with IPK1 and IPK2). IPK0 should be tied to BAT\_IN to select high or to GND to select low to program the desired  $I_{PEAK}$  (see Table 1 in the Operation section). Do not float.

**IPK1 (Pin 9):** Input Current Limit Select Bit (with IPK0 and IPK2). See IPK0. Do not float.

**IPK2 (Pin 8):** Input Current Limit Select Bit (with IPK0 and IPK1). See IPK0. Do not float.

**AV<sub>CC</sub> (Pin 2):** Supply Rail for the Coulomb Counter and SOH Circuits. AV<sub>CC</sub> is normally connected to BAT\_OUT, but in some applications may connect to BAT\_IN (see Applications Information section).

**DV<sub>CC</sub> (Pin 3):** Supply Rail for the I<sup>2</sup>C Serial Bus and for the  $\overline{IRQ}$  and BATOUT\_OK Outputs. DV<sub>CC</sub> sets the reference level of the SDA and SCL pins for I<sup>2</sup>C compliance.

The external I<sup>2</sup>C pull-up resistors on SDA and SCL should connect to DV<sub>CC</sub>. Depending on the application, DV<sub>CC</sub> can be connected to AV<sub>CC</sub> or to a separate external supply between 1.8V and 5.5V.

**SCL (Pin 4):** Serial Clock Input for the I<sup>2</sup>C Serial Port. The I<sup>2</sup>C input levels are scaled with respect to DV<sub>CC</sub> for I<sup>2</sup>C compliance. Do not float.

**SDA (Pin 5):** Serial Data Input/Output for the I<sup>2</sup>C Serial Port. The I<sup>2</sup>C input levels are scaled with respect to DV<sub>CC</sub> for I<sup>2</sup>C compliance. Do not float.

**$\overline{IRQ}$  (Pin 6):** Interrupt Output. Logic level output referenced to DV<sub>CC</sub>. Active low. This pin is normally logic high but will transition low when either the coulomb counter alarm level or one of the temperature warning levels is reached.

**BAL (Pin 1):** Supercapacitor Balance Point. The common node of a stack of two supercapacitors (optional) connected to BAT\_OUT. A source/sink balancing current of up to  $\pm 10\text{mA}$  is available. Tie BAL to GND to disable the balancer and its associated quiescent current.

**BATOUT\_OK (Pin 7):** BATOUT\_OK Comparator Output. Logic level output referenced to DV<sub>CC</sub>. This pin is logic high when the BAT\_OUT pin is high and in its normal operating range where the coulomb counter is operating properly.

**GND (Exposed Pad Pin 13):** Ground. The exposed pad must be soldered to the PCB.

**BLOCK DIAGRAM**




Figure 2. Block Diagram

## OPERATION

### COULOMB COUNTER (Q)

The LTC3337 integrates a precision coulomb counter which monitors the accumulated charge that is transferred from a primary battery connected to its BAT\_IN pin to an output load connected to its BAT\_OUT pin.  $I_{PEAK}$  is a low dropout current source between BAT\_IN and BAT\_OUT. The current source value can be set via the input current limit select pins IPK[2:0] (see Table 1).

**Table 1.  $I_{PEAK}$  Selection**


IPK2	IPK1	IPK0	$I_{PEAK}$
0	0	0	5mA
0	0	1	10mA
0	1	0	15mA
0	1	1	20mA
1	0	0	25mA
1	0	1	50mA
1	1	0	75mA
1	1	1	100mA

Referring to Figure 3, if BAT\_OUT is less than  $BAT\_IN - V_{OUT\_LOW}$  (where  $V_{OUT\_LOW}$  is nominally 160mV), the current source is turned on and charge is delivered from BAT\_IN to BAT\_OUT. After BAT\_OUT charges up to  $BAT\_IN - V_{OUT\_HIGH}$  (where  $V_{OUT\_HIGH}$  is nominally 110mV), the current source is turned off.

The capacitor connected between BAT\_OUT and ground supports the load while the current source is off and should have a minimum value of 100 $\mu$ F for the 100mA  $I_{PEAK}$  setting. See Table 11 in the Applications Information section.

A hysteric comparator senses both thresholds and controls the current source timing. The output of the comparator in one state represents the time ( $t_p$ ) during which the battery is delivering a current equal to  $I_{PEAK}$ . This output enables an oscillator having a period T (500ns typical) which is used to increment a counter. The counter output bits represent a precise count of the battery coulombs. The last 2 bytes can be read via I<sup>2</sup>C.

The amount of charge represented by the least significant bit ( $q_{LSB}$ ) of the accumulated charge register is given in



3337 F03

**Figure 3. Coulomb Counter Operation**

the Electrical Characteristics table for all 8  $I_{PEAK}$  settings for the case of the default prescaler setting ( $M = 0$ ). This default prescaler setting uses the full length of the internal counter. See Equation 1.

$$q_{LSB} (M = 0) = \frac{(2^{46} - 1) \cdot I_{PEAK} \cdot T}{65535} \quad (1)$$

### CHOOSING THE COULOMB COUNTER PRESCALER M

To preserve adequate digital resolution for a wide range of battery capacities and  $I_{PEAK}$  current values, the LTC3337 includes a programmable prescaler. The user can set the prescaler value from 0 to 15 by writing bits A[3:0] (see Table 3). Note that the default value for the prescaler is 0.

To use the majority of the range of accumulated charge register B, the prescaler value ( $M$ ) should be chosen for a given battery capacity  $Q_{BAT}$  based on Equation 2.

$$M = \log_2 \left( \frac{q_{LSB} \cdot 65535}{Q_{BAT}} \right) \quad (2)$$

where  $Q_{BAT}$  is the battery capacity and  $q_{LSB}$  is the typical value (for  $M = 0$ ) from the Electrical Characteristics table for the selected  $I_{PEAK}$ .  $M$  must be an integer, so the result of Equation 2 must be rounded down to the nearest integer value.  $M$  has a maximum value of 15.

## OPERATION

A smaller capacity battery will require a higher prescaler value  $M$  than a larger capacity battery for the same  $I_{PEAK}$ . Likewise, a lower  $I_{PEAK}$  will require a lower prescaler value  $M$  than a higher  $I_{PEAK}$  for the same capacity battery. The amount of charge represented by the least significant bit ( $q_{LSB\_M}$ ) of the accumulated charge register is given by Equation 3.

$$q_{LSB\_M} = \frac{q_{LSB}}{2^M} \quad (3)$$

where  $q_{LSB}$  is the typical ( $M = 0$ ) value in the Electrical Characteristics table for the selected  $I_{PEAK}$ .

### AV<sub>CC</sub> PIN CONNECTION

The AV<sub>CC</sub> pin serves as the power supply for all internal LTC3337 circuits and can be connected to BAT\_IN or to BAT\_OUT. With AV<sub>CC</sub> connected to BAT\_OUT, the coulomb counter counts all coulombs coming out of the battery, including those associated with the LTC3337's own quiescent current, which effectively parallels the output load at BAT\_OUT. When connecting AV<sub>CC</sub> to BAT\_IN, the LTC3337's own quiescent current represents an error on coulombs out of the battery. However, coulombs associated purely with the output load are now more accurately counted, and this may be beneficial in output power metering applications. In this second option a scaling factor of minus 1.6% needs to be applied to all coulomb counter measurements.

### BATTERY VOLTAGE (V) AND BATTERY IMPEDANCE (Z) MONITORS

The LTC3337 includes a 12-bit analog-to-digital converter (ADC), which is used to measure the battery voltage at the BAT\_IN pin, the BAT\_OUT pin voltage, and the LTC3337 die temperature.

The BAT\_IN pin voltage is sampled when the coulomb counter is delivering a known  $I_{PEAK}$  pulse ( $V_{BAT\_IN(ON)}$ ). The ADC converts this sampled value to a 12-bit value with an LSB = 1.465mV. The conversion time is typically 3.5ms. The BAT\_IN voltage is then sampled a second

time when the coulomb counter is delivering zero current, ( $V_{BAT\_IN(OFF)}$ ). After a second conversion time, the last stored value is readable from register D (for  $V_{BAT\_IN(ON)}$ ) and register E (for  $V_{BAT\_IN(OFF)}$ ). See Table 2, Table 6, and Table 7.

The voltage measurement is performed only every 1024 on-cycles to minimize the AV<sub>CC</sub> quiescent current.

Battery impedance can be calculated from the above two conversion values:  $Z = (V_{BAT\_IN(OFF)} - V_{BAT\_IN(ON)})/I_{PEAK}$  based on the last stored values in registers D and E.

The BAT\_OUT voltage is also sampled when the  $I_{PEAK}$  current source turns on ( $V_{BAT\_OUT(ON)}$ ) and sampled a second time when the  $I_{PEAK}$  current source turns off ( $V_{BAT\_OUT(OFF)}$ ). Again after two conversion times, the last stored values are readable from register F (for  $V_{BAT\_OUT(ON)}$ ) and register G (for  $V_{BAT\_OUT(OFF)}$ ). See Table 2, Table 8, and Table 9. Just like for the BAT\_IN voltages these voltage measurements are performed only every 1024 on-cycles to minimize the AV<sub>CC</sub> quiescent current.

### TEMPERATURE MONITOR (T)

The LTC3337 also measures its own die temperature and stores it in an 8-bit register. This temperature measurement is also taken only every 1024 on-cycles. The last stored value can be read from the 8MSBs in register C. See Table 2 and Table 5.

### I<sup>2</sup>C INTERFACE

The 7-bit hard wired I<sup>2</sup>C address of the LTC3337 is 1100100[R/W]. The LTC3337 is a slave-only device meaning that the serial clock line (SCL) is only an input while the serial data line (SDA) is bidirectional.

### INTERNAL REGISTERS

The LTC3337 has 8 internal sub-addressed I<sup>2</sup>C registers, as shown in Table 2. Registers A and H are write-only registers, register B is read/write, and registers C, D, E, F, and G are read-only, as shown in Table 2 through Table 10.

## OPERATION

**Table 2. Register Map**

SUB-ADDRESS	REGISTER NAME	REGISTER DESCRIPTION	R/W	DEFAULT
01h	A	Prescaler Selection, Clear Interrupt, Coulomb Counter Shutdown, Gross Test and Coulomb Counter Alarm Threshold	W	FF00h
02h	B	Accumulated Charge, 16 Bits (Read), 8 Bits (Write)	R/W	0000h
03h	C	Status Register, Die Temperature	R	0000h
04h	D	BAT_IN Voltage when I <sub>PEAK</sub> On	R	0000h
05h	E	BAT_IN Voltage when I <sub>PEAK</sub> Off	R	0000h
06h	F	BAT_OUT Voltage when I <sub>PEAK</sub> On	R	0000h
07h	G	BAT_OUT Voltage when I <sub>PEAK</sub> Off	R	0000h
08h	H	Cold and Hot Die Temperature Alarms	W	00FFh

**Table 3. Write Register A (Address 01h)**

BIT	NAME	OPERATION	DEFAULT
A[3:0]	Prescaler Bits	Set Coulomb Counter Prescaling Factor M from 0 to 15	0000
A[4]	Clear_Int	Clear Interrupt (Alarm Reset)	0
A[5]	Counter Check	Counter Check Using $\overline{\text{IRQ}}$ Pin	0
A[6]	Coulomb Counter Shutdown	Extend Battery Range	0
A[7]	Set ADC Conversion when the Coulomb Counter is Turned Off	Start ADC Conversion of Battery Measurement and Temperature when A[6] = 1. This Bit Self-Resets when the ADC Measurements/Conversions are Finished	0
A[15:8]	Alarm Level	Coulomb Counter Alarm Level Threshold Calculated by the User Based on Battery Capacity and I <sub>PEAK</sub> Current	FFh

**Table 4. Read/Write Register B (Address 02h)**

BIT	NAME	OPERATION	DEFAULT
B[15:0]	Accumulated Charge	Read Back 16MSBs of Counter Data, Only 8MSBs B[15:8] are Writable	0000h

**Table 5. Read Register C (Address 03h)**

BIT	NAME	OPERATION	DEFAULT
C[0]	Coulomb Counter Overflow	Coulomb Counter Operating Fault Due to an Improperly Chosen Prescaler Causing the Ripple Counter to Overflow	0
C[1]	Alarm Trip	Accumulator Register B Value Has Met or Exceeded the Alarm Threshold Set in Register A	0
C[2]	Alarm Minimum Die Temperature	The Die Temperature Has Reached the Min Die Temperature Set with Bits H[7:0]	0
C[3]	Alarm Maximum Die Temperature	The Die Temperature Has Reached the Max Die Temperature Set with Bits H[15:8]	0
C[4]	ADC Measurements Ready	Indicates when the ADC Measurements are Ready After a Read Request with Coulomb Counter Turned Off (Bit A[7] = 1 and Bit A[6] = 1) After this Bit is Read via I <sup>2</sup> C, It Self-Resets	0
C[7:5]	Pin-Strapped IPK Pin	Read Back of IPK[2:0] Pins (Setting Latched at Start-Up)	000
C[15:8]	DIE_TEMP	Read Back 8MSBs of Die Temperature Measurement	00h

The die temperature DIE\_TEMP can be calculated by using Equation 4.

$$\text{DIE\_TEMP} = T_{\text{LSB}} \cdot \text{COUNT}_C - 41^\circ\text{C} \quad (4)$$

where  $T_{\text{LSB}}$  is the typical value in the Electrical Characteristics table and  $\text{COUNT}_C$  is the 8MSBs of Register C.

**Table 6. Read Register D (Address 04h)**

BIT	NAME	OPERATION	DEFAULT
D[11:0]	V <sub>BAT_IN(ON)</sub>	Read Back BAT_IN Pin Voltage Measurement when I <sub>PEAK</sub> Turns On	000000 000000
D[15:12]		Not Used	0000

The battery voltage V<sub>BAT\_IN(ON)</sub> can be obtained from the count in register D ( $\text{COUNT}_D$ ) by using Equation 5.

$$V_{\text{BAT\_IN(ON)}} = V_{\text{LSB}} \cdot \text{COUNT}_D \quad (5)$$

where  $V_{\text{LSB}}$  is the typical value in the Electrical Characteristics table.

## OPERATION

**Table 7. Read Register E (Address 05h)**

BIT	NAME	OPERATION	DEFAULT
E[11:0]	V <sub>BAT_IN(OFF)</sub>	Read Back BAT_IN Pin Voltage Measurement when I <sub>PEAK</sub> Turns Off	000000 000000
E[15:12]		Not Used	0000

The battery voltage V<sub>BAT\_IN(OFF)</sub> can be obtained from the count in register E (COUNT<sub>E</sub>) by using Equation 6.

$$V_{\text{BAT\_IN(OFF)}} = V_{\text{LSB}} \cdot \text{COUNT}_E \quad (6)$$

where V<sub>LSB</sub> is the typical value in the Electrical Characteristics table.

Battery impedance can be calculated from the above two conversion values:  $Z = (V_{\text{BAT\_IN(OFF)}} - V_{\text{BAT\_IN(ON)}}) / I_{\text{PEAK}}$ .

**Table 8. Read Register F (Address 06h)**

BIT	NAME	OPERATION	DEFAULT
F[11:0]	V <sub>BAT_OUT(ON)</sub>	Read Back BAT_OUT Pin Voltage Measurement when I <sub>PEAK</sub> Turns On	000000 000000
F[15:12]		Not Used	0000

The BAT\_OUT voltage V<sub>BAT\_OUT(ON)</sub> can be obtained from the count in register F (COUNT<sub>F</sub>) by using Equation 7.

$$V_{\text{BAT\_OUT(ON)}} = V_{\text{LSB}} \cdot \text{COUNT}_F \quad (7)$$

where V<sub>LSB</sub> is the typical value in the Electrical Characteristics table.

**Table 9. Read Register G (Address 07h)**

BIT	NAME	OPERATION	DEFAULT
G[11:0]	V <sub>BAT_OUT(OFF)</sub>	Read Back BAT_OUT Pin Voltage Measurement when I <sub>PEAK</sub> Turns Off	000000 000000
G[15:12]		Not Used	0000

The BAT\_OUT voltage V<sub>BAT\_OUT(OFF)</sub> can be obtained from the count in register G (COUNT<sub>G</sub>) by using Equation 8.

$$V_{\text{BAT\_OUT(OFF)}} = V_{\text{LSB}} \cdot \text{COUNT}_G \quad (8)$$

where V<sub>LSB</sub> is the typical value in the Electrical Characteristics table.

**Table 10. Write Register H (Address 08h)**

BIT	NAME	OPERATION	DEFAULT
H[7:0]	Cold Die Temperature Alarm Level	Minimum Temperature Threshold	00h
H[15:8]	Hot Die Temperature Alarm Level	Maximum Temperature Threshold	FFh

### COUNTER CHECK TEST

Setting bit A[5] = 1 allows the user to verify that the coulomb counter is operating correctly without having to wait for the accumulated charge register to increment from 0000h. In this mode the input clock of the ripple counter is output to the  $\overline{\text{IRQ}}$  pin. The coulombs represented by each transition on the  $\overline{\text{IRQ}}$  pin (time between two consecutive rising edges) is:  $q_{\text{LSB\_M}} / 2^{(24-M)}$ , where  $q_{\text{LSB}}$  is given in the Electrical Characteristics table for each I<sub>PEAK</sub> setting.

### ALARMS

Alarms cause the  $\overline{\text{IRQ}}$  pin to be pulled low. The user can read register C to determine what caused the alarm. The alarm can then be cleared by writing a 1 to bit A[4]. The clear interrupt bit itself is self-clearing after action is taken on the  $\overline{\text{IRQ}}$  pin.

If another alarm occurs while clearing a previous alarm, the  $\overline{\text{IRQ}}$  pin will go high for 1μs (typical) before returning low again. At this time, the clear interrupt bit A[4] is also reset to zero.

There are 4 different fault/alarm conditions:

1. A coulomb counter overflow (C[0] is high) due to an improperly chosen prescaler (M) value causing the ripple counter to overflow. After the alarm is cleared the  $\overline{\text{IRQ}}$  pin is released for 1μs and later pulled low again unless register C is overwritten with a lower value.
2. The preset alarm level is reached (C[1] is high) when the 8MSBs of the ripple counter are equal to or higher than the 8MSBs in register A (Coulomb Counter Alarm Threshold). The user should increase the alarm threshold in A[15:8] bits and write bit A[4] to 1 to

## OPERATION

clear the alarm. The alarm threshold is only checked when the LSB of the accumulator register changes or when a write to register B or register A is done via I<sup>2</sup>C. Therefore, if bit A[4] is set to 1 to clear an alarm interrupt without also changing the contents of register A and/or B, and this occurs during a long I<sub>PEAK</sub> source off time, the  $\overline{\text{IRQ}}$  pin is cleared and will not go back high again until the LSB bit of register B again changes. This could require several I<sub>PEAK</sub> cycles.

3. The cold threshold of the die temperature alarm is reached (C[2] is high) due to the measured die temperature in C[15:8] being equal to or lower than the cold temperature threshold set in register H.
4. The hot threshold of the die temperature alarm is reached (C[3] is high) due to the measured die temperature in C[15:8] being equal to or higher than the hot temperature threshold set in register H.

### EXTENDED BATTERY RANGE BELOW 2V

When the coulomb counter is operating, the BAT\_OUT voltage is lower than the BAT\_IN voltage by a controlled amount (typically 110mV to 160mV). The coulomb counter works properly for BAT\_IN voltages down to 2V and for BAT\_OUT voltages down to 1.8V. The BAT\_IN range can be somewhat extended down below 2.0V by setting bit A[6] = 1. This action disables the coulomb counter and the peak current limit I<sub>PEAK</sub> and creates a low impedance connection between BAT\_IN and BAT\_OUT.

Because the current limit circuitry is disabled in this mode, care must be taken not to exceed the absolute maximum current rating of the BAT\_OUT pin. Although this mode can be entered at any BAT\_IN voltage, it is really only intended (and recommended) for “last gasp” end-of-life 2V and below operation.

The temperature monitor and the BAT\_IN voltage monitor are still functional down to 1.8V on BAT\_IN. These values can still be read on request by issuing a read command via I<sup>2</sup>C.

### SUPERCAPACITOR BALANCER (OPTIONAL)

An integrated supercapacitor balancer with 62nA of quiescent current from the BAT\_OUT pin is available to balance a stack of two supercapacitors at the BAT\_OUT pin. The BAL pin is tied to the middle of the stack and can source or sink 10mA to regulate the BAL pin’s voltage to half that of the BAT\_OUT pin’s voltage. To disable the balancer and its associated quiescent current, tie the BAL pin to ground.

### ADVANTAGES OF SUPERCAPACITORS

Supercapacitors are used in many power-management applications requiring many rapid charge/discharge cycles for short term power needs. Supercapacitors have many advantages. For instance, they maintain a long cycle lifetime and thanks to their low equivalent series resistance, supercapacitors provide high power density and high load currents to achieve almost instant charge in seconds.

One disadvantage of supercapacitors is their low energy density. Thus, they can not be used as a continuous power source. Also, the maximum voltage of a single cell is typically only 2.7V. If higher voltage is needed, a second cell must be connected in series.

## APPLICATIONS INFORMATION

### BAT\_OUT CAPACITOR SELECTION

A minimum value of capacitance ( $C_{OUT}$ ) is required between BAT\_OUT and ground. This capacitor determines the  $I_{PEAK}$  pulse on and off durations. Its value should be selected based on the maximum current load at the BAT\_OUT pin and the  $I_{PEAK}$  setting. For best coulomb counter accuracy, it is recommended to have 50 $\mu$ s minimum  $I_{PEAK}$  on/off durations (see Equation 9).

$$I_{PEAK\_ON} \text{ time(min)} = \frac{C_{OUT} \cdot V_{HYST}}{I_{PEAK}} \quad (9)$$

$$I_{PEAK\_OFF} \text{ time(min)} = \frac{C_{OUT} \cdot V_{HYST}}{I_{LOAD(MAX)}}$$

where  $V_{HYST}$  is the voltage ripple value between  $V_{OUT\_HIGH}$  and  $V_{OUT\_LOW}$ . See Figure 3. The hysteresis is nominally set to 50mV.

For the 100mA  $I_{PEAK}$  setting and a maximum load current of 100mA, a 100 $\mu$ F  $C_{OUT}$  capacitor is recommended. See Table 11 for recommended  $C_{OUT}$  values for the other  $I_{PEAK}$  settings.

**Table 11. Recommended Minimum  $C_{OUT}$  Values for Each  $I_{PEAK}$  Selection**

IPK2	IPK1	IPK0	$I_{PEAK}$	RECOMMENDED $C_{OUT}$
0	0	0	5mA	4.7 $\mu$ F
0	0	1	10mA	10 $\mu$ F
0	1	0	15mA	15 $\mu$ F
0	1	1	20mA	22 $\mu$ F
1	0	0	25mA	33 $\mu$ F
1	0	1	50mA	47 $\mu$ F
1	1	0	75mA	82 $\mu$ F
1	1	1	100mA	100 $\mu$ F

The  $V_{OUT\_HIGH}$  and  $V_{OUT\_LOW}$  thresholds are DC levels. The actual AC values seen in application will be outside of these levels due to finite delay in the hysteretic comparator.


### BATTERY ESR AND VOLTAGE RIPPLE

The ripple voltage between BAT\_IN and BAT\_OUT is also affected by the battery ESR value. For maximum coulomb counter accuracy, it is recommended to choose a battery such that  $ESR \cdot I_{PEAK}$  is much smaller than the hysteresis.  $ESR \cdot I_{PEAK}$  larger than the hysteresis generates very short  $I_{PEAK}$  pulses. If the duration is shorter than typically 3 $\mu$ s the ADC cannot correctly measure the BAT\_IN and BAT\_OUT voltages. An alternative is to increase the BAT\_IN capacitor to a minimum of 10 $\mu$ F. The input capacitor helps in increasing the  $I_{PEAK}$  pulse duration. If the BAT\_IN capacitor is too big the battery impedance measurement accuracy will suffer because it slows down BAT\_IN voltage movement when  $I_{PEAK}$  turns on/off.

### MAXIMUM LOAD AT BAT\_OUT

The maximum continuous load at BAT\_OUT cannot exceed  $I_{PEAK}$  or the output will lose regulation. The maximum instantaneous load, however, can exceed  $I_{PEAK}$  for short durations, provided that the overall average load does not. During the “bursts”, extra current is provided by the BAT\_OUT capacitor and the BAT\_OUT voltage discharges slightly. The length of the burst and the amount of acceptable BAT\_OUT voltage droop will determine the required size of the BAT\_OUT capacitor.

For low voltage (BAT\_IN~2V) operation with bit A[6]=1, the maximum load is no longer limited by  $I_{PEAK}$ , but rather by the absolute maximum rating of the BAT\_OUT pin itself.



**Figure 4. BAT\_OUT Load Step Transient with High Instantaneous Current**

## APPLICATIONS INFORMATION

### I<sup>2</sup>C INTERFACE

The LTC3337 communicates with a bus master using the standard I<sup>2</sup>C 2-wire serial interface. The Timing Diagram (Figure 1) shows the relationship of the signals on the bus.

The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors are required on these lines. The I<sup>2</sup>C control signals, SDA and SCL, are referenced internally to the DV<sub>CC</sub> supply. DV<sub>CC</sub> should be connected to the same power supply as the bus pull-up resistors.

DV<sub>CC</sub> can be connected to AV<sub>CC</sub> or to a separate external supply between 1.8V and 5.5V.

### BUS SPEED

The I<sup>2</sup>C port is designed to operate at speeds of up to 400kHz. It has built-in timing delays to ensure correct operation when addressed from an I<sup>2</sup>C compliant master device. It also contains input filters designed to suppress glitches.

### START AND STOP CONDITIONS

A bus master signals the beginning of communications by transmitting a START condition. A START condition is generated by transitioning SDA from high to low while SCL is high. The master may transmit either the slave write address or the slave read address. Once data is written to the LTC3337, the master may transmit a STOP condition which commands the LTC3337 to act upon its new command set. A STOP condition is sent by the master by transitioning SDA from low to high while SCL is high.

### BYTE FORMAT

Each frame sent to or received from the LTC3337 must be eight bits long. The most significant bit (MSB) must be sent first. The eight bits are followed by an extra clock cycle for the acknowledge bit. The read or written data is always 2 bytes. The least significant byte is sent before the most significant byte.

### MASTER AND SLAVE TRANSMITTERS AND RECEIVERS

Devices connected to an I<sup>2</sup>C bus may be classified as either master or slave. A typical bus is composed of one or more master devices and several slave devices.

Some devices can act as either a master or a slave, but they may not change roles while a transaction is in progress.

The transmitter/receiver relationship is distinct from that of master and slave. The transmitter is responsible for control of the SDA line during the eight-bit data portion of each frame. The receiver is responsible for control of the SDA line during the ninth and final acknowledge clock cycle of each frame.

All transactions are initiated by the master with a START or repeat START condition. The master controls the active (falling) edge of each clock pulse on SCL, regardless of its status as transmitter or receiver. The slave device never brings SCL low.

The LTC3337 does not clock stretch and will never hold SCL low under any circumstance.

The master device begins each I<sup>2</sup>C transaction as the transmitter and the slave device begins each transaction as the receiver. For bus write operations, the master acts as the transmitter and the slave acts as receiver for the duration of the transaction. For bus read operations, the master and slave exchange transmit/receive roles following the address frame for the remainder of the transaction.

### ACKNOWLEDGE

The acknowledge signal (ACK) is used for handshaking between the transmitter and receiver. When the LTC3337 is written to, it acknowledges its write address as well as the subsequent data bytes as a slave receiver. When it is read from, the LTC3337 acknowledges its read address as a slave receiver. The LTC3337 then changes to a slave transmitter and the master receiver may optionally acknowledge receipt of the following data byte from the LTC3337.

## APPLICATIONS INFORMATION

The acknowledge related clock pulse is always generated by the bus master. The transmitter (master or slave) releases the SDA line (high) during the acknowledge clock cycle.

The receiver (slave or master) pulls down the SDA line during the acknowledge clock pulse so that it is a stable low during the high period of this clock pulse.

When the LTC3337 is read from, it releases the SDA line after the eighth data bit so that the master may acknowledge receipt of the data. The I<sup>2</sup>C specification calls for a not acknowledge (NACK) by the master receiver following the last data byte during a read transaction. Upon receipt of the NACK, the slave transmitter is instructed to release control of the bus. Because the LTC3337 transmits two bytes of data under all circumstances, a master acknowledging or not acknowledging the data sent by the LTC3337 has no consequence. The LTC3337 will release the bus after 2 bytes in either case.

### SLAVE ADDRESS

The LTC3337 responds to a 7-bit address which has been factory programmed to 1100100[R/W]. The LSB of the address byte, known as the read/write bit, should be 0 when writing data to the LTC3337, and 1 when reading data from it. Considering the address an 8-bit word, then the write address is 0xC8, and the read address is 0xC9.

The LTC3337 will acknowledge both its read and write addresses.

### SUB-ADDRESSED ACCESS

The LTC3337 has five read registers, two write registers and one read/write register. They are accessed by the I<sup>2</sup>C port via a sub-addressed pointer system where each sub-address value points to one of the eight registers within the LTC3337. See Table 2 for sub-address information.

The sub-address pointer is always the first byte written immediately following the LTC3337 write address during bus write operations. The sub-address pointer value persists after the bus write operation and will determine



S	ADDRESS	W	A	REGISTER	A	LSBYTE				MSBYTE			
						S	ADDRESS	R	A	DATA	A	DATA	A
	1100100	0	0	02h	0	1100100	1	0	80h	0	01h	1	

EXAMPLE: READ REGISTER B (SUB-ADDR 02h) → DATA READ: 0180h → 00000001 10000000

S	ADDRESS	W	A	REGISTER	A	LSBYTE				MSBYTE			
						S	ADDRESS	R	A	DATA	A	DATA	A
	1100100	0	0	01h	0	F0h	0	01h	0				

EXAMPLE: WRITE REGISTER A (SUB-ADDR 01h) → DATA WRITTEN: 01F0h → 00000001 11110000

3337 F05

Figure 5. I<sup>2</sup>C Reading and Writing Protocol

which data byte is returned by the LTC3337 during any subsequent bus read operations. See Figure 5.

### BUS WRITE OPERATION

The bus master initiates communication with the LTC3337 with a START condition and the LTC3337's write address.

If the address matches that of the LTC3337, the LTC3337 returns an acknowledge. The bus master should then deliver the sub-address. The sub-address value is transferred to a special pointer register within the LTC3337 upon the return of the sub-address acknowledge bit by the LTC3337.

If the master wishes to continue the write transaction, it may then deliver the 2 data bytes. The data bytes are transferred to an internal pending data register at the location of the sub-address pointer when the LTC3337 acknowledges both data bytes. The acknowledge bit is sent at the end of each byte. The LTC3337 is then ready to receive a new sub-address, optionally repeating the [SUB-ADDRESS] [DATA-byte1] [DATA-byte2] cycle indefinitely. The master may terminate communication with the LTC3337 with either a repeat START or a STOP condition. If a repeat START condition is initiated by the master, the LTC3337, or any other chip on the I<sup>2</sup>C bus, can then be addressed.

The LTC3337 will remember, but not act on, the last input of valid data that it received at each sub-address location.

## APPLICATIONS INFORMATION

This cycle can also continue indefinitely. Once all chips on the bus have been addressed and sent valid data, a global STOP can be sent and the LTC3337 will immediately update all of its command registers with the most recent pending data that it had previously received.

### BUS READ OPERATION

Only one sub-addressed data register is accessible during each bus read operation. The data returned by the LTC3337 is from the data register pointed to by the contents of the sub-address pointer register. The pointer register contents are determined by the previous bus write operation. In preparation for a bus read operation, it may be advantageous for a bus master to prematurely terminate a write transaction with a STOP or repeat START condition. The last transmitted byte then represents a pointer to the register of interest for the subsequent bus read operation.

The bus master reads status data from the LTC3337 with a START or repeat START condition followed by the LTC3337 read address. If the read address matches that of the LTC3337, the LTC3337 returns an acknowledge.

Following the acknowledgement of its read address, the LTC3337 returns one bit of status information for each of the next eight clock cycles from the register selected by the sub-address pointer (LSB first data byte). The SDA line stays high for 1-clock cycle after the first 8 bits and after LTC3337 returns the second data byte (MSB). Additional clock cycles from the master after the 2 data bytes have been read will leave the SDA line high. The LTC3337 will never acknowledge any bytes during a bus read operation except for its read address.

To read a different register, a write transaction must be initiated with a START or repeat START followed by the LTC3337 write address and sub-address pointer byte before the read transaction may be repeated.

When the contents of the sub-address pointer register point to write-only registers (A, H), the data returned in a bus read operation is the pending command data at that location if it had been modified since the last STOP

condition. After a STOP condition, all pending data is copied to the command registers for immediate effect.

When the contents of the sub-address pointer register point to the writable and readable register B, the data returned in a bus read operation is data at that location, not the pending command data from the previous write operation. After a STOP condition, all pending data is copied to the command registers for immediate effect and a subsequent read operation can read the effect.

When the contents of the sub-address pointer register point to the read-only registers (C, D, E, F, G), the data returned is a snapshot of the state of the LTC3337 at a particular instant in time. If no interrupt requests are pending, the status data is sampled when the LTC3337 acknowledges its read address, just before the LTC3337 begins data transmission during a bus read operation. If the read address is acknowledged during an ADC conversion or  $I_{PEAK}$  pulse the status data reported is the one from the previous ADC conversion or end of the last  $I_{PEAK}$  pulse.

When an alarm/fault occurs, the  $\overline{IRQ}$  pin is driven low and data is latched in bits C[3:0] of status register C at that moment. Any subsequent read operation from register C will return these frozen C[3:0] bits to facilitate determination of the cause of the interrupt request.


After the bus master clears the LTC3337 interrupt request, bits C[3:0] of the status latches are cleared. Bus read operations will then again return either a snapshot of the data at the time of the read address acknowledge, after an ADC conversion, after the  $I_{PEAK}$  pulse, or at the time of the next interrupt assertion, whichever comes first.

### PC BOARD LAYOUT


Despite its ultralow current operation, all high impedance nodes of the LTC3337 are inside the IC, and therefore, no special layout is needed. The positive terminals of the input and output capacitors should be connected as close as possible to the BAT\_IN and BAT\_OUT pins, respectively, and the negative terminals as close as possible to the GND pin.

## TYPICAL APPLICATIONS

### Microprocessor Application with High Load Peak Current and Supercapacitor




### Output Power Metering Application




# TYPICAL APPLICATIONS

**Battery with High ESR Powering a Step-Down Converter and a Microprocessor with a Wireless Transmitter, All Coulombs Counted**




**Primary Battery SOH Monitor with 12V Converter**



## TYPICAL APPLICATIONS


Paralleling Two LTC3337s for Higher Current Loads




NOTE: SINCE THE TWO LTC3337 HAVE THE SAME I<sup>2</sup>C ADDRESS, EXTERNAL CHIP SELECT LOGIC MUST BE IMPLEMENTED TO INDIVIDUALLY ADDRESS THEM.

# PACKAGE DESCRIPTION

## RC Package 12-Lead Plastic LFCSP (2mm × 2mm) (Reference LTC DWG # 05-08-1784 Rev A)



- NOTE:
1. DRAWING NOT TO SCALE
  2. ALL DIMENSIONS ARE IN MILLIMETERS
  3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
  4. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS

