

TPS3704x-Q1 Quad/Triple/Dual/Single Window or Standard Voltage Supervisor

1 Features

Qualified for automotive applications:

- AEC-Q100 qualified with the following results:
 - Device temperature grade 1: -40°C to $+125^{\circ}\text{C}$ ambient operating temperature
 - Device HBM ESD classification level 2
 - Device CDM ESD classification level C7B

Designed for high performance and safety:

- Input current (4-channels): $I_{DD} = 20\text{ }\mu\text{A}$ (max)
- High threshold accuracy: $\pm 1\%$ (max)
- Built-in precision hysteresis:
 $V_{HYS} (V_{IT} > 800\text{ mV}) = \pm 0.75\%$ (typ)
- **Functional Safety-Compliant targeted**
 - Developed for functional safety applications
 - Documentation to aid ISO 26262 system design will be available upon production release
 - Systematic capability up to ASIL D targeted
 - Hardware capability up to ASIL A targeted
 - [Self test - manual setup](#)

Designed for a wide range of applications:

- Quad, triple, dual or single voltage supervisor
 - TPS37044/3/2/1: 4 / 3 / 2 / 1 - channel(s)
- Input voltage range, $V_{DD} = 1.7\text{ V}$ to 5.5 V
- (UV / OV) threshold accuracy: $\pm 0.25\%$ (typ)
 - Window (OV / UV), UV-only, OV-only options
 - Window tolerance: $\pm 3\%$ to $\pm 11\%$
 - High Threshold Res: $V_{IT} \leq 0.8\text{ V}$: 20 mV steps
 $V_{IT} > 0.8\text{ V}$: Lower of 0.5% or 20 mV steps
- Push-button monitor on all channels
- Reset time delay (t_D): Fixed time delay options
 - Options: 23-fixed time options ranging from 20 μs (min) to 1200 ms (max)

Multiple output topologies / Package type:

- TPS3704xxxO-Q1: open-drain, active-low ($\overline{\text{RESET}}$)
- TPS3704xxxL-Q1: push-pull, active-low ($\overline{\text{RESET}}$)
- TPS3704xxxH-Q1: push-pull, active-high (RESET)
- Package: 1.6-mm x 2.9-mm DDF (SOT-23 8-pin)

2 Applications

- [Advanced Driver Assistance System \(ADAS\)](#)
- [Automotive infotainment & cluster](#)
- [HEV/EV](#)
- [Body electronics and lighting](#)

3 Description


TPS3704x-Q1 is a low power precision window or standard voltage supervisor that can be configured as a quad, triple, dual, or single channel. Each channel has a threshold accuracy of $\pm 1\%$ in an 8-pin (1.6 mm x 2.9 mm) SOT-23 package offering a small solution size. The TPS3704x-Q1 includes a very accurate threshold detection, with high resolution, that is ideal for systems that operate on low-voltage supply rails and have narrow margin supply tolerances. Built-in low threshold hysteresis and fixed reset delay (t_D options from 20 μs to 1200 ms) prevent false reset signals when monitoring multiple voltage rails.

TPS3704x-Q1 does not require any external resistors for setting the over and under voltage reset thresholds, which further optimizes overall high accuracy, cost, solution size, and improves reliability for safety systems. TPS3704x-Q1 functional safety compliance elevates automotive design that can meet ISO 26262 requirements and automotive safety integrity levels. Separate VDD and SENSEx pin(s) allow monitoring of rail voltages other than VDD or can be used as a push-button input. Optional use of external resistors are supported by the SENSEx pin(s). Each channel on the TPS3704x-Q1 can be customized to its own over and under voltage window detection with an upper and lower threshold tolerance that can be symmetric or asymmetric. The TPS3704x-Q1 can monitor up to four channels while maintaining an ultra-low I_Q current of 5.5 μA (typ) and operates over a temperature range of -40°C to $+125^{\circ}\text{C}$ (T_A).

Device Information

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
TPS3704x-Q1	DDF (SOT-23 8-pin)	1.6 mm x 2.9 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Circuit



Table of Contents

1 Features	1	8.4 Device Functional Modes.....	19
2 Applications	1	9 Application and Implementation	20
3 Description	1	9.1 Application Information.....	20
4 Revision History	2	9.2 Typical Application.....	22
5 Device Nomenclature	3	10 Power Supply Recommendations	26
6 Pin Configuration and Functions	4	10.1 Power Supply Guidelines.....	26
7 Specifications	6	11 Layout	27
7.1 Absolute Maximum Ratings	6	11.1 Layout Guidelines.....	27
7.2 ESD Ratings	6	11.2 Layout Example.....	27
7.3 Recommended Operating Conditions	6	12 Device and Documentation Support	28
7.4 Thermal Information	7	12.1 Device Nomenclature.....	28
7.5 Electrical Characteristics	7	12.2 Receiving Notification of Documentation Updates..	29
7.6 Timing Requirements	8	12.3 Support Resources.....	29
7.7 Timing Diagrams	9	12.4 Trademarks.....	29
7.8 Typical Characteristics.....	11	12.5 Electrostatic Discharge Caution.....	29
8 Detailed Description	15	12.6 Glossary.....	29
8.1 Overview.....	15	13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram.....	15	Information	29
8.3 Feature Description.....	17		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
March 2021	*	Initial APL Release

5 Device Nomenclature

Figure 5-1 shows the device naming nomenclature to compare the different device variants. See Table 12-1 for a more detailed explanation. See Table 12-2 for the available device variants.






Figure 5-1. Device Naming Convention


6 Pin Configuration and Functions




**Figure 6-1. DDF Package
8-PIN SOT23
TPS37041-Q1 (Top View)**



**Figure 6-2. DDF Package
8-PIN SOT23
TPS37042-Q1 (Top View)**



**Figure 6-3. DDF Package
8-PIN SOT23
TPS37043-Q1 (Top View)**



**Figure 6-4. DDF Package
8-PIN SOT23
TPS37044-Q1 (Top View)**

Table 6-1. Pin Functions

NAME	PIN				I/O	DESCRIPTION
	TPS37041 -Q1	TPS37042 -Q1	TPS37043 -Q1	TPS37044 -Q1		
VDD	1	1	1	1	I	Supply Input. Bypass with a 0.1µF capacitor to GND.
SENSE1	2	2	2	2	I	Connect directly to monitored voltage. RESET1/RESET1 is asserted when SENSE1 falls outside of window threshold. No external capacitor is required for this SENSE1 pin. For TPS37044-Q1 (quad version) RESET1/RESET1 asserts when either SENSE1 or SENSE2 falls outside of window threshold. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance. If the input pin is not being used, it can be left floating.
SENSE2	-	3	3	3	I	Connect directly to monitored voltage. RESET2/RESET2 is asserted when SENSE2 falls outside of window threshold. No external capacitor is required for SENSE2 pin. For TPS37044-Q1 (quad version) RESET1/RESET1 asserts when either SENSE1 or SENSE2 falls outside of window threshold. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance. If the input pin is not being used, it can be left floating.
SENSE3	-	-	5	5	I	Connect directly to monitored voltage. RESET3/RESET3 is asserted when SENSE3 falls outside of window threshold. No external capacitor is required for SENSE3 pin. For TPS37044-Q1 (quad version) RESET2/RESET2 asserts when either SENSE3 or SENSE4 falls outside of window threshold. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance. If the input pin is not being used, it can be left floating.
SENSE4	-	-	-	6	I	Connect directly to monitored voltage. For TPS37044-Q1 (quad version) RESET2/RESET2 asserts when either SENSE3 or SENSE4 falls outside of window threshold. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance. If the input pin is not being used, it can be left floating.
RESET1	8	8	8	8	O	RESET1/RESET1 asserts when SENSE1 falls outside of the overvoltage or undervoltage threshold window. RESET1/RESET1 stays asserted for the reset timeout period after SENSE1 fall back within the window threshold. Active-low, open-drain reset output, requires an external pullup resistor. For TPS37044-Q1, RESET1/RESET1 asserts when either SENSE1 or SENSE2 fall outside of the window threshold. The pin can be left floating if it is unused. For TPS37044F-Q1 option, any SENSEx channels that detects an over-voltage (OV) fault, this pin will be asserted.
RESET2	-	7	7	7	O	RESET2/RESET2 asserts when SENSE2 falls outside of the overvoltage or undervoltage threshold window. RESET2/RESET2 stays asserted for the reset timeout period after SENSE2 fall back within the window threshold. Active-low, open-drain reset output, requires an external pullup resistor. For TPS37044-Q1, RESET2/RESET2 asserts when either SENSE3 or SENSE4 fall outside of the window threshold. The pin can be left floating if it is unused. For TPS37044F-Q1 option, any SENSEx channels that detects an under-voltage (UV) fault, this pin will be asserted.
RESET3	-	-	6	-	O	RESET3/RESET3 asserts when SENSE3 falls outside of the overvoltage or undervoltage threshold window. RESET3/RESET3 stays asserted for the reset timeout period after SENSE3 fall back within the window threshold. Active-low, open-drain reset output, requires an external pullup resistor. The pin can be left floating if it is unused.
GND	4	4	4	4	-	Ground
NC	3,5,6,7	5,6	-	-	-	No Connect

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Voltage	V_{DD}	-0.3	6	V
	V_{RESET1} , V_{RESET2} , V_{RESET3}	-0.3	6	V
	V_{SENSE1} , V_{SENSE2} , V_{SENSE3} , V_{SENSE4}	-0.3	6	V
Current	I_{RESET1} , I_{RESET2} , I_{RESET3} SINK		±20	mA
Temperature ⁽²⁾	Continuous total power dissipation	See the Thermal Information		
	Operating junction temperature, T_J	-40	150	°C
	Operating free-air temperature, T_A	-40	150	°C
	Storage temperature, T_{stg}	-65	150	°C

- (1) Stresses beyond values listed under Absolute Maximum Ratings (AMR) may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to AMR-rated conditions for extended periods may affect device reliability.
- (2) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±500	
		Corner pins	±750	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{DD}	Supply pin voltage	1.7		5.5	V
$V_{SENSE1,2,3,4}$	Input pin voltage	0		5.5	V
V_{RESET1} , V_{RESET2} , V_{RESET3}	Output pin voltage	0		5.5	V
I_{RESET1} , I_{RESET2} , I_{RESET3} SINK	Output pin current sink	0.3		5	mA
T_A	Operating free air temperature	-40		125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS3704x-Q1	UNIT
		DDF	
		PINS	
R _{θJA}	Junction-to-ambient thermal resistance	121.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	60.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	42.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	2.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	42.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

At 1.7 V ≤ V_{DD} ≤ 5.5 V, RESETx Voltage (V_{RESETx}) = 10 kΩ to V_{DD}, RESETx load = 10 pF, and over the operating free-air temperature range of –40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C, typical conditions at V_{DD} = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{DD}	Supply Voltage		1.7		5.5	V
UVLO	Under Voltage Lockout ⁽¹⁾	V _{DD} falling below 1.7 V	1.2	1.5	1.7	V
UVLO(HYS)	UVLO Hysteresis ⁽²⁾	V _{DD} rising below 1.7 V		50		mV
V _{POR}	Power on reset voltage ⁽³⁾	V _{OL (MAX)} = 0.3 V, I _{OUT} = 15 μA			0.7	V
V _{IT} Range	Nominal Threshold Programming Range		0.4		5	V
V _{IT} Resolution	Input Threshold Resolution		0.85	1		mV
V _{IT-(UV)}	UV accuracy (25°C)			±0.25		%
V _{IT+(OV)}	OV accuracy (25°C)			±0.25		%
TOL	Tolerance Programming Range	Window variants (V _{IT} > 520 mV)	3		11	%
TOL	Tolerance Programming Range	Window variants (400 mV < V _{IT} < 500 mV)	3		9	%
THR RES Low	Threshold Programming Resolution Low	V _{IT} ≤ 0.8 V		20		mV / step
THR RES Mid	Threshold Programming Resolution Mid	0.8 V < V _{IT} ≤ 4.0 V		0.5		% / step
THR RES High	Threshold Programming Resolution High	V _{IT} > 4.0 V		20		mV / step
V _{IT}	Accuracy for absolute threshold including tolerance	V _{IT} = 0.4 V - 0.72 V	-1.6		1.6	%
V _{IT}	Accuracy for absolute threshold including tolerance	V _{IT} = 0.74 V - 5.55 V	-1		1	%
V _{HYS}	Hysteresis Voltage > 800 mV		0.63	0.75	0.90	%
V _{HYS}	Hysteresis Voltage < 800 mV		1.1	1.4	1.7	%
I _{DD}	TPS3704x	V _{DD} ≤ 5.5 V		5.5	20	μA
I _{SENSEX}	Input current, SENSEx pin	V _{SENSEX} = 5.5 V		1	2.5	μA
V _{OL}	Low level output voltage	V _{DD} = 1.7 V, I _{SINK} = 0.4 mA			300	mV
V _{OL}	Low level output voltage	V _{DD} = 2 V, I _{SINK} = 3 mA			300	mV
V _{OL}	Low level output voltage	V _{DD} = 5.5 V, I _{SINK} = 5 mA			300	mV
I _(lkg)	Open drain output leakage current	V _{DD} = V _{RESETx} = 5.5 V			350	nA

(1) RESETx pin is driven low when V_{DD} falls below UVLO.

(2) Hysteresis is with respect of the tripoint (V_{IT-(UV)}, V_{IT+(OV)}).

(3) V_{POR} is the minimum V_{DD} voltage level for a controlled output state. Slew rate = 100 mV / μs.

7.6 Timing Requirements

At $1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $\overline{\text{RESETx}}$ voltage ($V_{\overline{\text{RESETx}}}$) = 10 k Ω to V_{DD} , $\overline{\text{RESETx}}$ load = 10 pF, and over the operating free-air temperature range of -40°C to 125°C , unless otherwise noted. Typical values are at $T_A = 25^{\circ}\text{C}$, typical conditions at $V_{DD} = 3.3\text{ V}$.

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
t_D	Reset release time delay	Fixed delay option $t_D < 4\text{ ms}$, overdrive = 10%	40	1	40	%
t_D	Reset release time delay	Fixed delay option $t_D > 5\text{ ms}$, overdrive = 10%	30	t_D	30	%
t_{PD}	Propagation detect delay ⁽¹⁾	Fixed time delay $t_D > 1\text{ ms}$, overdrive 10%			10	μs
$t_{GI(VIT-)}$	Glitch Immunity Undervoltage (5% overdrive) ⁽²⁾			2		μs
$t_{GI(VIT+)}$	Glitch Immunity Overvoltage (5% overdrive) ⁽²⁾			2		μs
t_R	Output rise (Push-Pull) ^{(2) (3)}				25	ns
t_R	Output rise time (Open-Drain) ^{(2) (3)}			2.2		μs
t_F	Output fall time ^{(2) (3)}			0.2		μs
t_{STRT}	Startup delay ⁽⁴⁾			1		ms

- (1) t_{PD} measured from threshold trip point ($V_{IT-(UV)}$ or $V_{IT+(OV)}$) to $\overline{\text{RESETx}}$ V_{OL} voltage
- (2) 5% Overdrive from threshold. Overdrive % = $[(V_{SENSEX} - V_{IT}) / V_{IT}]$; Where V_{IT} stands for $V_{IT-(UV)}$ or $V_{IT+(OV)}$
- (3) Output transitions from V_{OL} to V_{OH} or ($V_{\overline{\text{RESETx}}}$) for rise times and V_{OH} or ($V_{\overline{\text{RESETx}}}$) to V_{OL} for fall times.
- (4) During the power-on sequence, V_{DD} must be at or above $V_{DD(MIN)}$ for at least $t_{STRT} + t_D$ before the output is in the correct state. when V_{DD} is between $V_{DD(MIN)}$ and V_{POR} the $\overline{\text{RESETx}}$ pin will be engaged

7.7 Timing Diagrams





Figure 7-1. Voltage Threshold and Hysteresis Accuracy



- A. Open-Drain timing diagram assumes the $RESETx$ / $RESETx$ pin is connected via an external pull-up resistor to V_{DD} .
- B. Be advised that Figure 7-2 shows the V_{DD} falling slew rate is slow or the V_{DD} decay time is much larger than the propagation detect delay (t_{PD}) time.
- C. $RESETx/RESETx$ is asserted after a time delay, typical value of 100 μs , when V_{DD} goes below the $UVLO - UVLO_{(HYS)}$ threshold.

Figure 7-2. SENSEx Timing Diagram

7.8 Typical Characteristics

Typical characteristics show the typical performance of the TPS3704x-Q1 device. Test conditions are $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, and $R_{\text{pull-upx}} = 10\text{ k}\Omega$, $C_{\text{LOAD}} = 50\text{ pF}$, unless otherwise noted.




Figure 7-3. Undervoltage Accuracy vs Temperature




Figure 7-4. Overvoltage Accuracy vs Temperature




Figure 7-5. Undervoltage Hysteresis Voltage Accuracy vs Temperature




Figure 7-6. Overvoltage Hysteresis Voltage Accuracy vs Temperature




Figure 7-7. Supply Current vs Temperature




Figure 7-8. Low-Level CH 1 Output Voltage vs $\overline{\text{RESET1}}$ Current

7.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3704x-Q1 device. Test conditions are $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, and $R_{\text{pull-upx}} = 10\text{ k}\Omega$, $C_{\text{LOAD}} = 50\text{ pF}$, unless otherwise noted.




Figure 7-9. Low-Level CH 1 Output Voltage vs $\overline{\text{RESET1}}$ Current




Figure 7-10. Low-Level CH 2 Output Voltage vs $\overline{\text{RESET2}}$ Current




Figure 7-11. Low-Level CH 2 Output Voltage vs $\overline{\text{RESET2}}$ Current




Figure 7-12. Low-Level CH 3 Output Voltage vs $\overline{\text{RESET3}}$ Current




Figure 7-13. Low-Level CH 3 Output Voltage vs $\overline{\text{RESET3}}$ Current




Figure 7-14. Low-Level CH 4 Output Voltage vs $\overline{\text{RESET4}}$ Current

7.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3704x-Q1 device. Test conditions are $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, and $R_{\text{pull-upx}} = 10\text{ k}\Omega$, $C_{\text{LOAD}} = 50\text{ pF}$, unless otherwise noted.




Figure 7-15. Low-Level CH 4 Output Voltage vs $\overline{\text{RESET4}}$ Current




Figure 7-16. SENSE1 Glitch Immunity (V_{IT-}) vs Overdrive




Figure 7-17. SENSE1 Glitch Immunity (V_{IT+}) vs Overdrive




Figure 7-18. SENSE1 Glitch Immunity (V_{IT-}) vs Overdrive




Figure 7-19. SENSE1 Glitch Immunity (V_{IT+}) vs Overdrive




Figure 7-20. SENSE1 Glitch Immunity (V_{IT-}) vs Overdrive

7.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3704x-Q1 device. Test conditions are $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{ V}$, and $R_{\text{pull-up}x} = 10\text{ k}\Omega$, $C_{\text{LOAD}} = 50\text{ pF}$, unless otherwise noted.




Figure 7-21. SENSE1 Glitch Immunity (V_{IT+}) vs Overdrive

8 Detailed Description

8.1 Overview

TPS3704x-Q1 is a family of quad, triple, dual, and single precision voltage supervisor(s) where each channel has overvoltage and undervoltage detection capability. The TPS3704x-Q1 features a highly accurate window threshold voltage where the upper and lower thresholds can be customized for symmetric or asymmetric tolerances. The reset signal for the TPS3704x-Q1 is asserted, with a fault detection time delay ($t_{PD} = 10 \mu s$ max), when the sense voltage is outside of the overvoltage and undervoltage thresholds.

TPS3704x-Q1 includes the resistors used to set the overvoltage and undervoltage thresholds internal to the device. These internal resistors allow for lower component counts and greatly simplifies the design because no additional margins are needed to account for the accuracy of external resistors. The level of integration in the TPS3704x-Q1 enables a total small solution size for any application.

The TPS3704x-Q1 is capable to monitor any voltage rail with high resolution ($V_{IT} \leq 0.8 V$: 20 mV steps / $V_{IT} > 0.8 V$: 0.5% or 20 mV steps whichever is lower). The device includes fixed reset time delay (t_D) options ranging from 20 μs to 1200 ms and can monitor up to four channels while maintaining an ultra-low I_Q current of 20 μA (max).

8.2 Functional Block Diagram




Figure 8-1. TPS37041-Q1 Single-Channel Functional Block Diagram




Figure 8-2. TPS37042-Q1 Dual-Channel Functional Block Diagram




Figure 8-3. TPS37043-Q1 Triple-Channel Functional Block Diagram




Figure 8-4. TPS37044-Q1 Quadruple-Channel Functional Block Diagram

*For available voltages, window tolerance, time delays, and UV/OV threshold options, see [Table 12-2](#).

8.3 Feature Description

8.3.1 VDD

The TPS3704x-Q1 is designed to operate from an input voltage supply range between 1.7 V to 5.5 V. The SENSEx pin(s) is monitored by the internal comparator. VDD also functions as the supply for the internal bandgap, internal regulator, state machine, buffers and other control blocks. The reset signal is at a known state when $V_{DD} > V_{POR}$. Undervoltage lockout forces the reset output to be asserted when VDD falls below the minimum VDD voltage.

VDD capacitor is not required for this device; however, if the input supply is noisy, then it is good design practice to place a 0.1-μF to 1-μF bypass capacitor between the VDD pin and the GND pin to ensure enough charge is available for the device to power up correctly. VDD needs to be at or above $V_{DD(MIN)}$ for start-up delay ($t_{STRT} + t_D$) to begin and for the device to be fully functional.

8.3.2 SENSEx Input

The SENSEx input can vary from 0 V to 5.5 V, regardless of the device supply voltage used. The SENSEx pin(s) are used to monitor critical voltage rails or push-button inputs. If the voltage on this pin drops below $V_{IT-(UV)}$ or goes above $V_{IT+(OV)}$, then $\overline{\text{RESETx}}/\text{RESETx}$ is asserted. When the voltage on the SENSEx pin rises above the positive threshold voltage $V_{IT-(UV)} + V_{HYS}$ or goes below the negative threshold voltage $V_{IT+(OV)} - V_{HYS}$, $\overline{\text{RESETx}}/\text{RESETx}$ deasserts after the set $\overline{\text{RESETx}}/\text{RESETx}$ delay time. The internal comparators have built-in hysteresis to ensure well-defined $\overline{\text{RESETx}}/\text{RESETx}$ assertions and deassertions even when there are small changes on the voltage rail being monitored.

The TPS3704x-Q1 combines comparators with a precision reference voltage and a trimmed resistor divider. This configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy and performance specifications. The TPS3704x device is relatively immune to short transients on the SENSEx pin. Although not required in most cases, for noisy applications, good analog design practice is to place a 10 nF to 100 nF bypass capacitor at the SENSEx input(s) to reduce sensitivity to transient voltages on the monitored signal(s).

8.3.2.1 Immunity to SENSEx Pin(s) Voltage Transients

The TPS3704x-Q1 is immune to short voltage transient spikes on the input SENSEx pin(s). Sensitivity to transients depends on both transient duration and overdrive (amplitude) of the transient.

Overdrive is defined by how much the V_{SENSEx} exceeds the specified threshold, and is important to know because the smaller the overdrive, the slower the response of the ($\overline{\text{RESETx}}/\text{RESETx}$) outputs. Threshold overdrive is calculated as a percent of the threshold in question, as shown in Equation 1:

$$\text{Overdrive \%} = | (V_{\text{SENSEx}} - (V_{IT-(UV)} \text{ or } V_{IT+(OV)})) / V_{IT} (\text{Nominal}) \times 100\% | \quad (1)$$

where:

- V_{SENSEx} is the voltage at the SENSEx pin
- $V_{IT} (\text{Nominal})$ is the nominal threshold voltage
- $V_{IT-(UV)}$ and $V_{IT+(OV)}$ represent the actual undervoltage or overvoltage tripping voltage

8.3.2.1.1 SENSEx Hysteresis

Overvoltage and undervoltage comparators include built-in hysteresis that provides noise immunity and ensures stable operation. For example, if the voltage on the SENSEx pin falls below $V_{IT-(UV)}$ or above $V_{IT+(OV)}$, then $\overline{\text{RESETx}}/\text{RESETx}$ is asserted. When the voltage on the SENSEx pin is between the positive and negative threshold voltages, $\overline{\text{RESETx}}/\text{RESETx}$ deasserts after the set $\overline{\text{RESETx}}/\text{RESETx}$ delay time. Figure 8-5 shows the relation between $V_{IT-(UV)}$, $V_{IT+(OV)}$ and the hysteresis voltage (V_{HYS}).




Figure 8-5. SENSEx Pin Hysteresis

8.3.3 RESETx/RESETx

In a typical TPS3704x-Q1 application, the $\overline{\text{RESETx}}$ /RESETx output is connected to a reset or enable input of a processor [such as a digital signal processor (DSP), application-specific integrated circuit (ASIC), or other processor type] or the enable input of a voltage regulator [such as a DC-DC converter or low-dropout regulator (LDO)].

The TPS3704x-Q1 has open drain active low outputs that requires an external pull-up resistor to hold these lines high to the required voltage logic. Connect the external pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels. To ensure proper voltage levels, give some consideration when choosing the external pull-up resistor values. The external pull-up resistor value is determined by V_{OL} , output capacitive loading, and output leakage current. These values are specified in [Section 7.5](#). The open drain output can be connected as a wired-OR logic with other $\overline{\text{RESETx}}$ /RESETx open drain pins.




Figure 8-6. $\overline{\text{RESETx}}$ output

8.4 Device Functional Modes

Table 8-1. Functional Mode Truth Table

DESCRIPTION	CONDITION	VDD PIN	OUTPUT $\overline{\text{RESETx}}$ / (RESETx) PIN
Normal Operation	$V_{IT-(UV)} < \text{SENSEx} < V_{IT+(OV)}$	$V_{DD} > V_{DD(MIN)}$	High / (Low)
Normal Operation (UV Only)	$\text{SENSEx} > V_{IT-(UV)}$	$V_{DD} > V_{DD(MIN)}$	High / (Low)
Over Voltage detection	$\text{SENSEx} > V_{IT+(OV)}$	$V_{DD} > V_{DD(MIN)}$	Low / (High)
Under Voltage detection	$\text{SENSEx} < V_{IT-(UV)}$	$V_{DD} > V_{DD(MIN)}$	Low / (High)
UVLO engaged	$V_{IT-(UV)} < \text{SENSEx} < V_{IT+(OV)}$	$V_{POR} < V_{DD} < UVLO$	Low / (High)

8.4.1 Normal Operation ($V_{DD} > V_{DD(MIN)}$)

When the voltage on V_{DD} is greater than $V_{DD(MIN)}$ for approximately ($t_{STRT} + t_D$), the $\overline{\text{RESETx}}$ /RESETx output state will correspond to the SENSEx pin voltage with respect to the threshold limits, when SENSEx voltage is outside of threshold limits the $\overline{\text{RESETx}}$ /RESETx voltage will be asserted.

8.4.2 Undervoltage Lockout ($V_{POR} < V_{DD} < UVLO$)

When the voltage on V_{DD} is less than the device UVLO voltage but greater than the power-on reset voltage (V_{POR}), the $\overline{\text{RESETx}}$ /RESETx pin will be asserted, regardless of the voltage on SENSEx pin.

8.4.3 Power-On Reset ($V_{DD} < V_{POR}$)

When the voltage on V_{DD} is lower than the required voltage (V_{POR}) to internally pull the asserted output to GND, $\overline{\text{RESETx}}$ /RESETx signal is undefined and is not to be relied upon for proper device function.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Voltage Threshold Accuracy

Voltage monitoring requirements vary depending on the voltage supply tolerance of the device being powered. Due to the high precision of the TPS3704x-Q1 ($\pm 1\%$ max), the device allows for a wider supply voltage margins and threshold headroom for tight tolerance applications.

For example, take a DC/DC regulator providing power to a core voltage rail of an MCU. The MCU has a tolerance of $\pm 5\%$ of the nominal output voltage of the DC/DC. The user sets an ideal voltage threshold of $\pm 4\%$ which allows for $\pm 1\%$ of threshold accuracy. Since the TPS3704x-Q1 threshold accuracy is $\pm 1\%$, the user has more supply voltage margin which can allow for a relaxed power supply design. This gives flexibility to the DC/DC to use a smaller output capacitor or inductor because of a larger voltage window for voltage ripple and transients. There is also headroom between the minimum system voltage and voltage tolerance of the MCU to ensure that the voltage supply will never be in the region of potential failure or malfunction without the TPS3704x-Q1 asserting a reset signal.

Figure 9-1 illustrates the supply undervoltage margin and accuracy of the TPS3704x-Q1 for the example explained above. Using a low accuracy supervisor will eat into the available budget for the power supply ripple and transient response. This gives less flexibility to the user and a more stringent DC/DC converter design.




Figure 9-1. TPS3704x-Q1 Voltage Threshold Accuracy

9.1.2 Adjustable Voltage Thresholds

The TPS3704x-Q1 maximum accuracy (1%) allows for adjustable voltage thresholds using external resistors without adding major inaccuracies to the device. In case that the desired monitored voltage is not available, external resistor dividers can be used to set the desired voltage thresholds. Figure 9-2 illustrates an example of how to adjust the voltage threshold with external resistor dividers. The resistors can be calculated depending on the desired voltage threshold and device part number. TI recommends using a voltage threshold device variant such as the TPS37044A5-Q1 because of the bypass mode of internal resistor ladder.

For example, consider a 2.0 V rail being monitored (V_{MON}) using the TPS37044A5-Q1 variant. Using Equation 2, $R_1 = 15\text{ k}\Omega$ given that $R_2 = 10\text{ k}\Omega$, $V_{MON} = 2\text{ V}$, and $V_{SENSE1} = 0.8\text{ V}$. This device is typically meant to monitor a 0.8 V rail with $\pm 4\%$ voltage thresholds. This means that the device undervoltage threshold ($V_{IT-(UV)}$) and overvoltage threshold ($V_{IT+(OV)}$) is 0.768 V and 0.832 V respectively. Using Equation 2, $V_{MON} = 1.92\text{ V}$ when $V_{SENSE1} = V_{IT-(UV)}$. This can be denoted as V_{MON-} , the monitored undervoltage threshold where the device will assert a reset signal. Using Equation 2 again, the monitored overvoltage threshold (V_{MON+}) = 2.08 V when $V_{SENSE1} = V_{IT+(OV)}$. If a wider tolerance or UV only threshold is desired, use a device variant shown on Table 12-2 to determine what device part number matches your application.

$$V_{SENSE1} = V_{MON} \times (R_2 / (R_1 + R_2)) \quad (2)$$

There are inaccuracies that must be taken into consideration while adjusting voltage thresholds. Aside from the tolerance of the resistor divider, there is an internal resistance of the SENSE1 pin that may affect the accuracy of the resistor divider. Although expected to be very high impedance, users are recommended to calculate the values for design specifications. The internal sense resistance R_{SENSE1} can be calculated by the sense voltage V_{SENSE1} divided by the sense current I_{SENSE1} as shown in Equation 4. V_{SENSE1} can be calculated using Equation 2 depending on the resistor divider and monitored voltage. I_{SENSE1} can be calculated using Equation 3.

$$I_{SENSE1} = [(V_{MON} - V_{SENSE1}) / R_1] - (V_{SENSE1} / R_2) \quad (3)$$

$$R_{SENSE1} = V_{SENSE1} / I_{SENSE1} \quad (4)$$




Figure 9-2. Adjustable Voltage Threshold with External Resistor Dividers

9.2 Typical Application

9.2.1 Design 1: Multi-Rail Window Monitoring for Microcontroller Power Rails

A typical application for the TPS37042-Q1 is shown in [Figure 9-3](#). The TPS37042-Q1 is used to monitor two PMIC voltage rails that powers the core and I/O voltage of the microcontroller that requires accurate reset delay and voltage supervision. It utilizes the TPS37042-Q1 to monitor the core voltage rail of a MCU similar to the circuit below.




Figure 9-3. TPS37042-Q1 Dual-Channel Monitoring Two Microcontroller Power Rails

9.2.1.1 Design Requirements

Table 9-1. Design Requirements

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Monitored rails	3.3-V _{I/O} nominal, with alerts if outside of $\pm 8\%$ of 3.3 V (including device accuracy), 10 ms reset delay	Worst case $V_{IT+(OV)} = 3.533 \text{ V}$ (7.06%) Worst case $V_{IT-(UV)} = 3.071 \text{ V}$ (-6.94%)
	1.2-V _{CORE} nominal, with alerts if outside of $\pm 5\%$ of 1.2 V (including device accuracy), 10 ms reset delay	Worst case $V_{IT+(OV)} = 1.2484 \text{ V}$ (4.03%) Worst case $V_{IT-(UV)} = 1.1524 \text{ V}$ (-3.97%)
Output logic voltage	5-V CMOS	5-V CMOS
Maximum system supervision current consumption	25 μA	5.5 μA (20 μA max)

9.2.1.2 Detailed Design Procedure

Determine which version of the TPS3704x-Q1 best suits the monitored rail (V_{MON}) and window tolerances found on [Table 12-2](#). The TPS3704x-Q1 allows overvoltage and undervoltage monitoring for precise voltage supervision of common rails between 0.4 V and 5.0 V. This application calls for very tight monitoring of the rail with only $\pm 5\%$ of variation allowed on the 1.2-V_{CORE} rail. To ensure this requirement is met, the TPS37042-Q1 was chosen for its $\pm 3\%$ thresholds. The 3.3-V_{I/O} is more flexible and can operate up to 8% variance. Since the TPS3704x-Q1 comes in various tolerance options, the $\pm 6\%$ thresholds can be chosen for this voltage rail. To calculate the worst-case for $V_{IT+(OV)}$ and $V_{IT-(UV)}$, the accuracy must also be taken into account. The worst-case for $V_{IT+(OV)}$ and $V_{IT-(UV)}$ can be calculated shown in [Equation 5](#) and [Equation 6](#) respectively:

$$V_{IT+(OV-\text{Worst Case})} = V_{\text{MON}} \times (1 + \% \text{Threshold}) \times (1 + \% \text{Accuracy}) = 1.2 \times (1.03) \times (1.01) = 1.2484 \text{ V} \quad (5)$$

$$V_{IT-(UV-\text{Worst Case})} = V_{\text{MON}} \times (1 - \% \text{Threshold}) \times (1 - \% \text{Accuracy}) = 1.2 \times (0.97) \times (0.99) = 1.1524 \text{ V} \quad (6)$$

Hysteresis is also needed to be taken into account when determining the OV and UV thresholds such that the release point after the fault is higher than the power supply tolerance limits. Refer to [Figure 7-1](#) for more details.

When the outputs switch to a high impedance state, the rise time of the $\overline{\text{RESETx}}$ /RESETx pin depends on the pull-up resistance and the capacitance on that node. Choose pull-up resistors that satisfy both the downstream timing requirements and the sink current required to have a V_{OL} low enough for the application; 10 k Ω to 1 M Ω resistors are a good choice for low-capacitive loads.

9.2.2 Design 2: Manual Self-Test Option for Enhanced Functional Safety Use Cases

Figure 9-4 displays a self-test scheme where a manual self-test function can be implemented. Any SENSEx pin could be reserved and used to trigger a fault to be observed at the output, thus pre-checking the TPS3704x-Q1 for fault detection. Because the TPS3704x-Q1 is functional safety compliant, it helps elevate applications like the automotive ADAS camera achieve ISO 26262 requirements and automotive safety integrity levels. This example uses a device TPS37044F-Q1, configured for separate under-voltage / over-voltage (UV/OV) outputs where the SENSE4 thresholds are set at 5.5 V for OV and 2 V for UV.




Figure 9-4. TPS37044F-Q1 Quad-Channel Monitoring with Manual Self-Test Option for Functional Safety

9.2.2.1 Design Requirements

Table 9-2. Design Requirements

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Monitored rails	3.3-V AVDD nominal, with alerts if outside of $\pm 4\%$ of 3.3 V (including device accuracy), 10 ms reset delay	Worst case $V_{IT+(OV)} = 3.432 \text{ V (+4\%)}$ Worst case $V_{IT-(UV)} = 3.168 \text{ V (-4\%)}$
	1.8-V IOVDD nominal, with alerts if outside of $\pm 4\%$ of 1.8 V (including device accuracy), 10 ms reset delay	Worst case $V_{IT+(OV)} = 1.872 \text{ V (+4\%)}$ Worst case $V_{IT-(UV)} = 1.728 \text{ V (-4\%)}$
	1.2-V DVDD nominal, with alerts if outside of $\pm 4\%$ of 1.2 V (including device accuracy), 10 ms reset delay	Worst case $V_{IT+(OV)} = 1.248 \text{ V (+4\%)}$ Worst case $V_{IT-(UV)} = 1.152 \text{ V (-4\%)}$
SENSE4 (Self-test Option)	100kΩ pull-up resistor to VDD with NFET pull-down transistor to GND	UV_Trigger = High - causing SENSE4 pin going low UV_Trigger = Low - in normal operation
Output logic voltage	5-V CMOS	5-V CMOS
Max system IDD current	25 μA	5.5 μA (20 μA max)


9.2.2.2 Detailed Design Procedure

Figure 9-4 shows a self-test scheme where a manual self-test function can be implemented. SENSE4 has an over-voltage (OV) threshold that is set at 5.5 V while the under-voltage (UV) threshold is set at 2 V. SENSE4 can be connected via a 100kΩ resistor to VDD. The self-test setup gives the added benefit of a built-in over-voltage detector for the rail powering the TPS37044F-Q1. From a functional safety perspective a voltage supervisor cannot be considered reliable if the supervisor is operating outside its recommended operated limits.

To trigger a manual self-test, UV_Trigger is pulled high which yields SENSE4 to be a logic low and therefore triggering an under-voltage (UV) fault. The UV fault will appear at RESET2 as an asserted low signal. By tying both the reset outputs to an NMI or interrupt input of the processor, this self-test option scheme serves as a purpose to ensure that RESET2, of the TPS37044F-Q1 is operating properly. For more information on functional safety refer to the Functional Safety manual.


9.2.3 Application Curves

These application curves were taken with the TPS37044A7OHDDFRQ1 part on the TPS3704Q1EVM. Please see the [TPS3704Q1EVM User Guide](#) for more information.




V_{SENSE1} start up 0 V to 3.3 V, $V_{DD} = 3.3$ V, $V_{RESET1} = 3.3$ V, TPS37044A7OHDDFRQ1

Figure 9-5. TPS37044-Q1 SENSE1 Start Up Function




V_{DD} start up 0 V to 3.3 V, $V_{SENSE1} = 3.3$ V, $V_{SENSE2} = 1.8$ V, $V_{SENSE3,4} = 1.15$ V, $V_{RESET1,2} = 3.3$ V, TPS37044A7OHDDFRQ1

Figure 9-6. TPS37044-Q1 VDD Start Up Function




V_{SENSE1} ramp 0 V to 3.75 V, OV/UV Threshold = 3.3 V ($\pm 8\%$), $V_{SENSE2} = 1.8$ V, $V_{DD} = 3.3$ V, $V_{RESET1} = 3.3$ V, TPS37044A7OHDDFRQ1

Figure 9-7. TPS37044-Q1 Overvoltage and Undervoltage Function




V_{SENSE2} ramp 0 V to 2 V, OV/UV Threshold = 1.8 V ($+4\%$, -3.5%), $V_{SENSE1} = 3.3$ V, $V_{DD} = 3.3$ V, $V_{RESET1} = 3.3$ V, TPS37044A7OHDDFRQ1

Figure 9-8. TPS37044-Q1 Overvoltage and Undervoltage Function




$V_{SENSE3,4}$ ramp 0 V to 1.5 V, OV/UV Threshold = 1.15 V ($+7.5\%$, -5.5%), $V_{DD} = 3.3$ V, $V_{RESET2} = 3.3$ V, TPS37044A7OHDDFRQ1

Figure 9-9. TPS37044-Q1 Overvoltage and Undervoltage Function




V_{DD} ramp 0 V to 5 V, $V_{SENSE3,4} = 1.2$ V, $V_{RESET2} = 3.3$ V, TPS37044A7OHDDFRQ1

Figure 9-10. TPS37044-Q1 VDD Ramp Up Function




V_{SENSE1} toggling 0 V to 3.3 V [OV/UV Threshold = 3.3 V ($\pm 8\%$)], V_{SENSE2} toggling from 0 V to 1.8 V [OV/UV Threshold = 1.8 V (+4%, -3.5%)], $V_{DD} = 3.3$ V, $V_{RESET1} = 3.3$ V, TPS37044A7OHDDFRQ1

Figure 9-11. TPS37044-Q1 SENSE 1 and SENSE 2 Toggling




V_{SENSE3} toggling 0 V to 1.15 V [OV/UV Threshold = 1.15 V (+7.5%, -5.5%)], V_{SENSE4} toggling from 0 V to 1.15 V [OV/UV Threshold = 1.15 V (+7.5%, -5.5%)], $V_{DD} = 3.3$ V, $V_{RESET1} = 3.3$ V, TPS37044A7OHDDFRQ1

Figure 9-12. TPS37044-Q1 SENSE 3 and SENSE 4 Toggling



$V_{SENSE1} = 3.3$ V, $V_{SENSE1} = 0$ V via push-button for 1 ms, $V_{DD} = 3.3$ V, $V_{RESET1} = 3.3$ V, TPS37044A7OHDDFRQ1

Figure 9-13. TPS37044-Q1 SENSE1 Push-Button Monitoring Function with Reset Time Delay



V_{SENSE1} toggling from 3.3 V to 0 V, $V_{DD} = 3.3$ V, V_{RESET1} toggling from 3.3 V to 0 V, TPS37044A7OHDDFRQ1

Figure 9-14. TPS37044-Q1 SENSE1 Propagation Delay Function

10 Power Supply Recommendations

10.1 Power Supply Guidelines

This device is designed to operate from an input supply with a voltage range between 1.7 V to 5.5 V. It has a 6 V absolute maximum rating on the VDD pin. It is good analog practice to place a 0.1- μ F to 1- μ F capacitor between the VDD pin and the GND pin depending on the input voltage supply noise. If the voltage supply providing power to VDD is susceptible to any large voltage transient that exceed maximum specifications, additional precautions must be taken. See [SNVA849](#) for more information.

11 Layout

11.1 Layout Guidelines

- Place the external components as close to the device as possible. This configuration prevents parasitic errors from occurring.
- Avoid using long traces for the VDD supply node. The VDD capacitor, along with parasitic inductance from the supply to the capacitor, can form an LC circuit and create ringing with peak voltages above the maximum VDD voltage.
- Avoid using long traces of voltage to the sense pin. Long traces increase parasitic inductance and cause inaccurate monitoring and diagnostics.
- If SENSEx capacitor(s) (C_{SENSEx}) are used, place the capacitor(s) as close as possible to the SENSEx pin(s) to further improve the noise immunity on the SENSEx pin(s). Placing a 10-nF to 100-nF capacitor(s) between the SENSEx pin(s) and GND can reduce the sensitivity to transient voltages on the monitored signal.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when absolutely necessary.

11.2 Layout Example




Figure 11-1. Recommended Layout

12 Device and Documentation Support

12.1 Device Nomenclature

Figure 5-1 in Section 5 and Table 12-1 shows how to decode the function of the device based on its part number shown in Table 12-2.

Table 12-1. Device Naming Convention

DESCRIPTION	NOMENCLATURE	VALUE
Generic Part number	TPS3704x-Q1	TPS3704x-Q1
Channel Option	1	One-channel option
	2	Dual-channel option
	3	Triple-channel option
	4	Quad-channel option
Detection Options	Ax, Bx, Cx,...	Please refer to Table 12-2
Variant code (Output Topology)	O	Open-Drain, Active-Low
	L	Push-Pull, Active-Low
	H	Push-Pull, Active-High
Reset Time Delay Option	A	20 μ s reset time delay
	B	1 ms reset time delay
	C	2 ms reset time delay
	D	3 ms reset time delay
	E	5 ms reset time delay
	F	10 ms reset time delay
	G	15 ms reset time delay
	H	20 ms reset time delay
	I	25 ms reset time delay
	J	35 ms reset time delay
	K	40 ms reset time delay
	L	50 ms reset time delay
	M	70 ms reset time delay
	N	100 ms reset time delay
	O	140 ms reset time delay
	P	150 ms reset time delay
	R	200 ms reset time delay
	S	280 ms reset time delay
	T	400 ms reset time delay
	U	560 ms reset time delay
	V	800 ms reset time delay
	W	1120 ms reset time delay
	X	1200 ms reset time delay
Package	DDF	SOT-23 8-pin (1.6 mm \times 2.9 mm)
Reel	R	Large Reel
Automotive Version	Q1	Q100 AEC

Table 12-2. Device Threshold Table

ORDERABLE PART NAME	VARIANT	NUM CHAN	RESET TIME	SENSE1	SENSE2	SENSE3	SENSE4
TPS37042A10MDDFRQ1	TPS37042	2	70 ms	3.4085 V / 3.184 V	1.245 V / 1.152 V	N/A	N/A
TPS37043A10MDDFRQ1	TPS37043	3	70 ms	3.4085 V / 3.184 V	1.8953 V / 1.7085 V	1.245 V / 1.152 V	N/A
TPS37041A2OFDDFRQ1	TPS37041	1	10 ms	5.0 V (±4%)	N/A	N/A	N/A
TPS37044A3OFDDFRQ1	TPS37044	4	10 ms	3.3 V (±4%)	2.9 V (±4%)	1.8 V (±4%)	1.2 V (±4%)
TPS37042A4OFDDFRQ1	TPS37042	2	10 ms	2.8 V (±6%)	3.3 V (±4%)	N/A	N/A
TPS37044A5OFDDFRQ1	TPS37044	4	10 ms	0.4 V (±4%)	0.8 V (±4%)	0.8 V (±4%)	0.8 V (±4%)
TPS37043A6OFDDFRQ1	TPS37043	3	10 ms	3.3 V (±4%)	2.8 V (±4%)	1.8 V (±4%)	N/A
TPS37044A7OHDDFRQ1	TPS37044	4	20 ms	3.3 V (±8%)	1.8 V (+4%/-3.5%)	1.15 V (+7.5% / -5.5%)	1.15 V (+7.5% / -5.5%)
TPS37043A8OFDDFRQ1	TPS37043	3	10 ms	3.3 V (±5%)	1.8 V (±5%)	1.0 V (±5%)	N/A
TPS37044A9OEDDFRQ1	TPS37044	4	5 ms	1.0 V (±4%)	1.8 V (±6%)	2.5 V (±6%)	5 V (±6%)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary


[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**DDF0008A**
PACKAGE OUTLINE
SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.


Figure 13-1. DDF Package Outline

EXAMPLE BOARD LAYOUT

DDF0008A

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


Figure 13-2. DDF Package Example Board Layout

EXAMPLE STENCIL DESIGN

DDF0008A

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/B 11/2015

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

Figure 13-3. DDF Package Example Stencil Design

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PS37044A7OHDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


DDF0008A



PACKAGE OUTLINE

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



4222047/B 11/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

EXAMPLE BOARD LAYOUT


DDF0008A

SOT-23 - 1.1 mm max height


PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:15X



NON SOLDER MASK
DEFINED



SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4222047/B 11/2015

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDF0008A

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/B 11/2015

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2021, Texas Instruments Incorporated