



# Dual, 10-Bit, 65MSPS, +3.3V Analog-to-Digital Converter

### FEATURES

- Single +3.3V Supply
- High SNR: 61.7dBFS at f<sub>IN</sub> = 5MHz
- Total Power Dissipation: Internal Reference: 366mW External Reference: 330mW
- Internal or External Reference
- Low DNL: ±0.1LSB
- Flexible Input Range: 1.5V<sub>PP</sub> to 2V<sub>PP</sub>
- TQFP-64 Package

### **APPLICATIONS**

- Communications IF Processing
- Communications Base Stations
- Test Equipment
- Medical Imaging
- Video Digitizing
- CCD Digitizing


### DESCRIPTION

The ADS5237 is a dual, high-speed, high dynamic range, 10-bit, pipelined analog-to-digital converter (ADC). This device includes a high-bandwidth sample-and-hold amplifier that gives excellent spurious performance up to and beyond the Nyquist rate. The differential nature of the sample-and-hold amplifier and ADC circuitry minimizes even-order harmonics and gives excellent common-mode noise immunity.

The ADS5237 provides for setting the full-scale range of the converter without any external reference circuitry. The internal reference can be disabled, allowing low-drive, external references to be used for improved tracking in multichannel systems.

The ADS5237 provides an over-range indicator flag to indicate an input signal that exceeds the full-scale input range of the converter. This flag can be used to reduce the gain of front-end gain control circuitry. There is also an output enable pin to allow for multiplexing and testing on a printed circuit board (PCB).

The ADS5237 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. The ADS5237 is available in a TQFP-64 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



#### SBAS420A-AUGUST 2007-REVISED OCTOBER 2007

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY			
ADS5237	TQFP-64	PAG	–40°C to +85°C	ADS5237IPAG	ADS5237IPAG	Tray, 160			
AD30237		FAG	-40 0 10 +85 0	AD3023/IPAG	ADS5237IPAGT	Tape and Reel, 250			

### ORDERING INFORMATION<sup>(1)</sup>

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI (1) website at www.ti.com.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range, unless otherwise noted.

	ADS5237	UNIT
Supply voltage range, AVDD	-0.3 to +3.8	V
Supply voltage range, VDRV	-0.3 to +3.8	V
Voltage between AVDD and VDRV	-0.3 to +0.3	V
Voltage applied to external REF pins	-0.3 to +2.4	V
Analog input pins <sup>(2)</sup>	-0.3 to min [3.3, (AVDD + 0.3)]	V
Case temperature	+100	°C
Operating free-air temperature range, T <sub>A</sub>	-40 to +85	°C
Lead temperature	+260	°C
Junction temperature	+105	°C
Storage temperature	-65 to +150	°C

(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

The dc voltage applied on the input pins should not go below -0.3V. Also, the dc voltage should be limited to the lower of either 3.3V or (2)(AVDD + 0.3V). If the input can go higher than +3.3V, then a resistor greater than or equal to 25Ω should be added in series with each of the input pins. Also, the duty cycle of the overshoot beyond +3.3V should be limited. The overshoot duty cycle can be defined either as a percentage of the time of overshoot over a clock period, or over the entire device lifetime. For a peak voltage between +3.3V and +3.5V, a duty cycle up to 10% is acceptable. For a peak voltage between +3.5V and +3.7V, the overshoot duty cycle should not exceed 1%. Any overshoot beyond +3.7V should be restricted to less than 0.1% duty cycle, and never exceed +3.9V.

2

Copyright © 2007, Texas Instruments Incorporated



### **RECOMMENDED OPERATING CONDITIONS**

		ADS5237				
PARAMETER	MIN	ТҮР	MAX	UNIT		
SUPPLIES AND REFERENCES						
Analog supply voltage, AVDD	3.0	3.3	3.6	V		
Output driver supply voltage, VDRV	3.0	3.3	3.6	V		
REF <sub>T</sub> — External reference mode	1.875	2.0	2.05	V		
REF <sub>B</sub> — External reference mode	0.95	1.0	1.125	V		
REFCM = $(REF_T + REF_B)/2 - External reference mode(1)$		V <sub>CM</sub> ±50mV		V		
Reference = $(REF_T - REF_B) - External reference mode$	0.75	1.0	1.1	V		
Analog input common-mode range <sup>(1)</sup>		V <sub>CM</sub> 50mV		V		
CLOCK INPUT AND OUTPUTS						
ADCLK Input sample rate						
PLL enabled (default)	20		65	MSPS		
PLL disabled	2		30 <sup>(2)</sup>	MSPS		
ADCLK duty cycle						
PLL enabled (default)	45		55	MSPS		
Low-level voltage clock input			0.6	V		
High-level voltage clock input	2.2			V		
Operating free-air temperature, T <sub>A</sub>	-40		+85	°C		
Thermal characteristics:						
θ <sub>JA</sub>		42.8		°C/W		
θ <sub>JC</sub>		18.7		°C/W		

(1)

These voltages need to be set to 1.5V  $\pm$ 50mV if they are derived independent of V<sub>CM</sub>. When the PLL is disabled, the clock duty cycle needs to be controlled well, especially at higher speeds. A 45%–55% duty cycle variation is acceptable up to a frequency of 30MSPS. If the device needs to be operated in the PLL disabled mode beyond 30MSPS, then the duty cycle needs to be maintained within a 48%–52% duty cycle. (2)



### **ELECTRICAL CHARACTERISTICS**

 $T_{MIN} = -40^{\circ}C$  and  $T_{MAX} = +85^{\circ}C$ . Typical values are at  $T_A = +25^{\circ}C$ , clock frequency = 65MSPS, 50% clock duty cycle, AVDD = 3.3V, VDRV = 3.3V, transformer-coupled inputs, -1dBFS,  $I_{SET} = 56.2k\Omega$ , and internal voltage reference, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
DC ACCURACY						
	No missing codes			Tested		
DNL	Differential nonlinearity	f <sub>IN</sub> = 5MHz	-0.5	±0.1	+0.5	LSB
INL	Integral nonlinearity	f <sub>IN</sub> = 5MHz	-1	±0.1	+1	LSB
	Offset error <sup>(1)</sup>		-0.75	0.2	+0.75	%FS
	Offset temperature coefficient <sup>(2)</sup>			±6		ppm/°C
	Fixed attenuation in channel <sup>(3)</sup>			1		%FS
	Fixed attenuation matching across channels			0.01	0.2	dB
	Gain error/reference error <sup>(4)</sup>		-3.5	±1.0	+3.5	% FS
	Gain error temperature coefficient			±40		ppm/°C
POWER	REQUIREMENTS <sup>(5)</sup>					
Internal	Reference					
	Power dissipation <sup>(5)</sup>	Analog only (AVDD)		260	297	mW
		Output driver (VDRV)		106	136	mW
	Total power dissipation			366	433	mW
External	Reference					
	Power dissipation	Analog only (AVDD)		224		mW
		Output driver (VDRV)		106		mW
	Total power dissipation			330		mW
	VREFT		1.875	2	2.05	mW
	VREF <sub>B</sub>		0.95	1	1.125	mW
Total Po	wer-Down		88			mW
REFERE	NCE VOLTAGES					
$VREF_T$	Reference top (internal)		1.9	2.0	2.1	V
VREFB	Reference bottom (internal)		0.9	1.0	1.1	V
V <sub>CM</sub>	Common-mode voltage		1.4	1.5	1.6	V
	V <sub>CM</sub> output current <sup>(6)</sup>	±50mV change in voltage		±2		mA
$VREF_T$	Reference top (external)		1.875			V
VREFB	Reference bottom (external)				1.125	V
	External reference common-mode			V <sub>CM</sub> ±50mV		V
	External reference input current <sup>(7)</sup>			1.0		mA

(1) Offset error is the deviation of the average code from mid-code with -1dBFS sinusoid from ideal mid-code (512). Offset error is expressed in terms of percent of full-scale.

(2) If the offset at temperatures T₁ and T₂ is O₁ and O₂, respectively (where O₁ and O₂ are measured in LSBs), the offset temperature coefficient in ppm/°C is calculated as (O₁ - O₂)/(T₁ - T₂) × 1<sup>6</sup>/1024.
 (3) Fixed attenuation in the channel arises because of a fixed attenuation in the sample-and-hold amplifier. When the differential voltage at

(3) Fixed attenuation in the channel arises because of a fixed attenuation in the sample-and-hold amplifier. When the differential voltage at the analog input pins is changed from -V<sub>REF</sub> to +V<sub>REF</sub>, the swing of the output code is expected to deviate from the full-scale code (1024LSB) by the extent of this fixed attenuation. NOTE: V<sub>REF</sub> is defined as (REF<sub>T</sub> – REF<sub>B</sub>).

(4) The reference voltages are trimmed at production so that (VREF<sub>T</sub> - VREF<sub>B</sub>) is within ± 35mV of the ideal value of 1V. This specification does not include fixed attenuation.

(5) Supply current can be calculated from dividing the power dissipation by the supply voltage of 3.3V.

(6) The V<sub>CM</sub> output current specified is the drive of the V<sub>CM</sub> buffer if loaded externally.

(7) Average current drawn from the reference pins in the external reference mode.

### **ELECTRICAL CHARACTERISTICS (continued)**

 $T_{MIN} = -40^{\circ}$ C and  $T_{MAX} = +85^{\circ}$ C. Typical values are at  $T_A = +25^{\circ}$ C, clock frequency = 65MSPS, 50% clock duty cycle, AVDD = 3.3V, VDRV = 3.3V, transformer-coupled inputs, -1dBFS, I<sub>SET</sub> = 56.2k $\Omega$ , and internal voltage reference, unless otherwise noted.

				ADS5237			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALO	G INPUT						
	Differential input capacitance			3		pF	
	Analog input common-mode range			V <sub>CM</sub> ±0.05		V	
	Differential input voltage range	Internal reference		2.02		V <sub>PP</sub>	
		External reference	2.02	$\times$ (VREF <sub>T</sub> - V	/REF <sub>B</sub> )	V <sub>PP</sub>	
	Voltage overload recovery time <sup>(8)</sup>			3		CLK cycles	
	Input bandwidth	–3dBFS input, 25Ω series resistance		300		MHz	
DIGITAL	DATA INPUTS						
	Logic family		+3\	/ CMOS Comp	atible		
VIH	High-level input voltage	V <sub>IN</sub> = 3.3V	2.2			V	
V <sub>IL</sub>	Low-level input voltage	V <sub>IN</sub> = 3.3V			0.6	V	
C <sub>IN</sub>	Input capacitance			3		pF	
DIGITAL	OUTPUTS						
	Data format		Stra	aight offset bin	ary <sup>(9)</sup>		
	Logic family			CMOS			
	Logic coding		Straig	ht offset binary	or BTC		
	Low output voltage ( $I_{OL} = 50\mu A$ )				+0.4	V	
	High output voltage (I <sub>OH</sub> = 50µA)		+2.4			V	
	3-state enable time			2		Clocks	
	3-state disable time			2		Clocks	
	Output capacitance			3		pF	
SERIAL	INTERFACE						
SCLK	Serial clock input frequency				20	MHz	
CONVER	SION CHARACTERISTICS						
	Sample rate		20		65	MSPS	
	Data latency			6		CLK cycles	

(8) A differential ON/OFF pulse is applied to the ADC input. The differential amplitude of the pulse in its ON (high) state is twice the full-scale range of the ADC, while the differential amplitude of the pulse in its OFF (low) state is zero. The overload recovery time of the ADC is measured as the time required by the ADC output code to settle within 1% of full-scale, as measured from its mid-code value when the pulse is switched from ON (high) to OFF (low).

(9) Option for binary two's complement output.



### **AC CHARACTERISTICS**


 $T_{MIN} = -40^{\circ}C$  and  $T_{MAX} = +85^{\circ}C$ . Typical values are at  $T_A = +25^{\circ}C$ , clock frequency = maximum specified, 50% clock duty cycle, AVDD = 3.3V, VDRV = 3.3V, -1dBFS,  $I_{SET} = 56.2k\Omega$ , and internal voltage reference, unless otherwise noted.

CONDITIONS	MIN		ADS5237		
CONDITIONS			MAX	UNIT	
f <sub>IN</sub> = 5MHz	75	86		dBc	
$f_{IN} = 32.5MHz$		85		dBc	
f <sub>IN</sub> = 70MHz		83		dBc	
f <sub>IN</sub> = 5MHz	82	92		dBc	
f <sub>IN</sub> = 32.5MHz		87		dBc	
f <sub>IN</sub> = 70MHz		85		dBc	
f <sub>IN</sub> = 5MHz	75	86		dBc	
f <sub>IN</sub> = 32.5MHz		85		dBc	
f <sub>IN</sub> = 70MHz		83		dBc	
f <sub>IN</sub> = 5MHz	60.5	61.7		dBFS	
$f_{IN} = 32.5MHz$		61.0		dBFS	
f <sub>IN</sub> = 70MHz		60.7		dBFS	
f <sub>IN</sub> = 5MHz	60.4	61.6		dBFS	
f <sub>IN</sub> = 32.5MHz		60.9		dBFS	
f <sub>IN</sub> = 70MHz		60.5		dBFS	
Il-scale signal applied to one channel; t taken on the channel with no input signal		-85		dBc	
f <sub>1</sub> = 4MHz at –7dBFS		00.0		dBFS	
f <sub>2</sub> = 5MHz at –7dBFS		90.9		uBF5	
	$f_{IN} = 32.5MHz$ $f_{IN} = 70MHz$ $f_{IN} = 5MHz$ $f_{IN} = 32.5MHz$ $f_{IN} = 32.5MHz$ $f_{IN} = 5MHz$ $f_{IN} = 5MHz$ $f_{IN} = 70MHz$ $f_{IN} = 5MHz$ $f_{IN} = 32.5MHz$ $f_{IN} = 32.5MHz$ $f_{IN} = 70MHz$ $f_{IN} = 5MHz$ $f_{IN} = 70MHz$ $f_{IN} = 32.5MHz$ $f_{IN} = 32.5MHz$ $f_{IN} = 70MHz$ $f_{IN} = 32.5MHz$ $f_{IN} = 100000000000000000000000000000000000$		$f_{IN} = 32.5MHz$ 85 $f_{IN} = 70MHz$ 83 $f_{IN} = 5MHz$ 82       92 $f_{IN} = 32.5MHz$ 87 $f_{IN} = 70MHz$ 85 $f_{IN} = 5MHz$ 75 $f_{IN} = 32.5MHz$ 85 $f_{IN} = 70MHz$ 83 $f_{IN} = 70MHz$ 83 $f_{IN} = 5MHz$ 60.5 $f_{IN} = 5MHz$ 60.5 $f_{IN} = 5MHz$ 60.7 $f_{IN} = 5MHz$ 60.4 $f_{IN} = 32.5MHz$ 60.9 $f_{IN} = 32.5MHz$ 60.9 $f_{IN} = 70MHz$ 60.5         III-scale signal applied to one channel; at taken on the channel with no input signal       -85 $f_1 = 4MHz$ at $-7dBFS$ 90.9	$f_{IN} = 32.5MHz$ 85 $f_{IN} = 70MHz$ 83 $f_{IN} = 5MHz$ 82 $f_{IN} = 5MHz$ 87 $f_{IN} = 70MHz$ 85 $f_{IN} = 70MHz$ 85 $f_{IN} = 5MHz$ 85 $f_{IN} = 5MHz$ 75 $f_{IN} = 32.5MHz$ 85 $f_{IN} = 70MHz$ 83 $f_{IN} = 70MHz$ 60.5 $f_{IN} = 5MHz$ 60.5 $f_{IN} = 70MHz$ 60.7 $f_{IN} = 5MHz$ 60.4 $f_{IN} = 32.5MHz$ 60.4 $f_{IN} = 32.5MHz$ 60.5 $f_{IN} = 70MHz$ 60.5         III-scale signal applied to one channel; tt taken on the channel with no input signal       -85 $f_1 = 4MHz$ at $-7dBFS$ 90.9	

6



### **TIMING DIAGRAMS**



### TIMING CHARACTERISTICS<sup>(1)</sup>

Typical values at T<sub>A</sub> = +25°C, AVDD = VDRV = 3.3V, sampling rate and PLL state are as indicated, input clock at 50% duty cycle, and total capacitive loading = 10pF, unless otherwise noted.

	PARAMETER	MIN	ТҮР	MAX	UNITS						
	65MSPS With PLL ON										
t <sub>A</sub>	Aperture delay		2.1		ns						
	Aperture jitter		1.0		ps						
t <sub>1</sub>	Data setup time <sup>(2)</sup>	2	3.2		ns						
t <sub>2</sub>	Data hold time <sup>(3)</sup>	6.3	8.5		ns						
t <sub>D</sub>	Data latency		6		Clocks						
t <sub>DR</sub> , t <sub>DF</sub>	Data rise/fall time <sup>(4)</sup>	0.5	2	3	ns						
	Data valid (DV) duty cycle	30	40	55	%						
t <sub>DV</sub>	Input clock rising to DV fall edge	10	11.5	14	ns						

(1)

Specifications assured by design and characterization; not production tested. Measured from data becoming valid (at a high level = 2.0V and a low level = 0.8V) to the 50% point of the falling edge of DV. (2)

(3) (4) Measured from the 50% point of the falling edge of DV to the data becoming invalid. Measured between 20% to 80% of logic levels.

7



### **TIMING CHARACTERISTICS (continued)**

Typical values at  $T_A = +25^{\circ}$ C, AVDD = VDRV = 3.3V, sampling rate and PLL state are as indicated, input clock at 50% duty cycle, and total capacitive loading = 10pF, unless otherwise noted.

	PARAMETER	MIN	TYP	MAX	UNITS
		50MSPS With PLL ON			
t <sub>A</sub>	Aperture delay		2.1		ns
	Aperture jitter		1.0		ps
t <sub>1</sub>	Data setup time	3.2	4.5		ns
t <sub>2</sub>	Data hold time	10	11		ns
t <sub>D</sub>	Data latency		6		Clocks
t <sub>DR</sub> , t <sub>DF</sub>	Data rise/fall time	0.5	2	3	ns
	Data valid (DV) duty cycle	30	40	55	%
t <sub>DV</sub>	Input clock rising to DV fall edge	11.5	13.5	15.5	ns
	4	10MSPS With PLL ON			
t <sub>A</sub>	Aperture delay		2.1		ns
	Aperture jitter		1.0		ps
t <sub>1</sub>	Data setup time	3.7	5.5		ns
t <sub>2</sub>	Data hold time	11.5	13.5		ns
t <sub>D</sub>	Data latency		6		Clocks
t <sub>DR</sub> , t <sub>DF</sub>	Data rise/fall time	0.5	2	3	ns
	Data valid (DV) duty cycle	30	40	55	%
t <sub>DV</sub>	Input clock rising to DV fall edge	13.5	16	18.5	ns
	3	0MSPS With PLL OFF	ľ		
t <sub>A</sub>	Aperture delay		2.1		ns
	Aperture jitter		1.0		ps
t <sub>1</sub>	Data setup time	8	10		ns
t <sub>2</sub>	Data hold time	14	19		ns
t <sub>D</sub>	Data latency		6		Clocks
t <sub>DR</sub> , t <sub>DF</sub>	Data rise/fall time	0.5	2	3.5	ns
	Data valid (DV) duty cycle	30	45	55	%
t <sub>DV</sub>	Input clock rising to DV fall edge	16	19	21	ns
	2	20MSPS With PLL ON	ľ		
t <sub>A</sub>	Aperture delay		2.1		ns
	Aperture jitter		1.0		ps
t <sub>1</sub>	Data setup time	10	12		ns
t <sub>2</sub>	Data hold time	20	25		ns
t <sub>D</sub>	Data latency		6		Clocks
t <sub>DR</sub> , t <sub>DF</sub>	Data rise/fall time	0.5	2	3.5	ns
	Data valid (DV) duty cycle	30	45	55	%
t <sub>DV</sub>	Input clock rising to DV fall edge	20	25	30	ns
	2	0MSPS With PLL OFF	1		4
t <sub>A</sub>	Aperture delay		2.1		ns
	Aperture jitter		1.0		ps
t <sub>1</sub>	Data setup time	10	12		ns
	Data hold time	20	25		ns
	Data latency		6		Clocks
	Data rise/fall time	0.5	2	3.5	ns
5 51	Data valid (DV) duty cycle	30	45	55	%
	Input clock rising to DV fall edge	20	25	30	ns

8




### TIMING CHARACTERISTICS (continued)

Typical values at  $T_A = +25^{\circ}C$ , AVDD = VDRV = 3.3V, sampling rate and PLL state are as indicated, input clock at 50% duty cycle, and total capacitive loading = 10pF, unless otherwise noted.

	PARAMETER	MIN	ТҮР	MAX	UNITS
	2MSPS W	ith PLL OFF			
t <sub>A</sub>	Aperture delay		2.1		ns
	Aperture jitter		1.0		ps
t <sub>1</sub>	Data setup time	150	200		ns
t <sub>2</sub>	Data hold time	200	250		ns
t <sub>D</sub>	Data latency		6		Clocks
t <sub>DR</sub> , t <sub>DF</sub>	Data rise/fall time	0.5	2	3.5	ns
	Data valid (DV) duty cycle	30	45	55	%
t <sub>DV</sub>	Input clock rising to DV fall edge	200	225	250	ns

### SERIAL INTERFACE TIMING



#### NOTE: Data are shifted in MSB first.

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
t <sub>1</sub>	Serial CLK period	50			ns
t <sub>2</sub>	Serial CLK high time	20			ns
t <sub>3</sub>	Serial CLK low time	20			ns
t <sub>4</sub>	Data setup time	5			ns
t <sub>5</sub>	Data hold time	5			ns
t <sub>6</sub>	SEN fall to SCLK rise	8			ns
t <sub>7</sub>	SCLK rise to SEN rise	8			ns



# Table 1. SERIAL REGISTER MAP<sup>(1)(2)</sup>


	ADDI	RESS			DATA			DESCRIPTION
D7	D6	D5	D4	D3	D2	D1	D0	
0	0	0	0	Х	Х	Х	0	Normal mode
0	0	0	0	Х	Х	Х	1	Power-down both channels
0	0	0	0	x	x	0	x	Straight offset binary output
0	0	0	0	Х	Х	1	Х	Binary two's complement output
0	0	0	0	x	0	x	X	Channel B digital outputs enabled
0	0	0	0	Х	1	Х	Х	Channel B digital outputs 3-stated
0	0	0	0	0	Х	Х	Х	Channel A digital outputs enabled
0	0	0	0	1	Х	Х	Х	Channel A digital outputs 3-stated
0	0	1	0	0	0	0	0	Normal mode
0	0	1	0	0	1	0	0	All digital outputs set to '1'
0	0	1	0	1	0	0	0	All digital outputs set to '0'
0	0	1	1	0	0	Х	0	Normal mode
0	0	1	1	1	х	Х	0	Channel A powered down
0	0	1	1	х	1	Х	0	Channel B powered down
0	0	4		V	X		0	DLL socklad (default)
0	0	1	1	X	X	0	0	PLL enabled (default)
0	0	1	1	Х	Х	1	0	PLL disabled

X = do not care.
 Shown for the case where serial interface is used.




### RECOMMENDED POWER-UP SEQUENCING

Shown for the case where the serial interface is used.




NOTE:  $10\mu s < t_1 < 50ms$ ;  $10\mu s < t_2 < 50ms$ ;  $-10ms < t_3 < 10ms$ ;  $t_4 > 10ms$ ;  $t_5 > 100ns$ ;  $t_6 > 100ns$ ;  $t_7 > 10ms$ ; and  $t_8 > 100\mu s$ .

#### **POWER-DOWN TIMING**



NOTE: The shown power-up time is based on 1µF bypass capacitors on the reference pins. See the *Theory of Operation* section for details.





NAME	PIN #	I/O	DESCRIPTION
AGND	2, 47–49, 55, 58, 59, 61, 64		Analog ground
AVDD	3, 46, 57		Analog supply
CLK	24	I	Clock input
СМ	52	0	Common-mode voltage output
D0_A (LSB)	29	0	Data bit 10 (D0), channel A
D1_A	30	0	Data bit 9 (D1), channel A
D2_A	31	0	Data bit 8 (D2), channel A
D3_A	32	0	Data bit 7 (D3), channel A
D4_A	33	0	Data bit 6 (D4), channel A
D5_A	34	0	Data bit 5 (D5), channel A
D6_A	35	0	Data bit 4 (D6), channel A
D7_A	36	0	Data bit 3 (D7), channel A
D8_A	37	0	Data bit 2 (D8), channel A
D9_A (MSB)	38	0	Data bit 1 (D9), channel A
D0_B (LSB)	12	0	Data bit 10 (D0), channel B
D1_B	13	0	Data bit 9 (D1), channel B

SBAS420A-AUGUST 2007-REVISED OCTOBER 2007
---

Table 2. TERMINAL FUNCTIONS (continued)							
NAME	PIN #	I/O	DESCRIPTION				
D2_B	14	0	Data bit 8 (D2), channel B				
D3_B	15	0	Data bit 7 (D3), channel B				
D4_B	16	0	Data bit 6 (D4), channel B				
D5_B	17	0	Data bit 5 (D5), channel B				
D6_B	18	0	Data bit 4 (D6), channel B				
D7_B	19	0	Data bit 3 (D7), channel B				
D8_B	20	0	Data bit 2 (D8), channel B				
D9_B (MSB)	21	0	Data bit 1 (D9), channel B				
DVA	26	0	Data valid, channel A				
DVB	22	0	Data valid, channel B				
GND	4, 7, 23, 25, 44		Output buffer ground				
IN <sub>A</sub>	50	I	Analog input, channel A				
IN <sub>A</sub> 51 I			Complementary analog input, channel A				
IN <sub>B</sub>	63	I	Analog input, channel B				
IN <sub>B</sub>	62	I	Complementary analog input, channel B				
INT/EXT	56	I	Reference select; 0 = External (default), 1 = Internal; force high to set for internal reference operation.				
I <sub>SET</sub>	60	0	Bias current setting resistor of 56.2k $\Omega$ to ground				
MSBI/SEN	41	I	When SEL = 0, MSBI (most significant bit Invert) 1 = Binary two's complement, 0 = Straight offset binary (default) When SEL = 1, SEN (serial write enable)				
NC	10, 11, 27, 28						
<del>OE<sub>A</sub>/SCLK</del>	42	I	When SEL = 0, $\overline{OE}_A$ (output enable channel A) 0 = Enabled (default), 1 = 3-state When SEL = 1, SCLK (serial write clock)				
OE B	6	I	Output enable, channel B (0 = Enabled [default], 1 = 3-state)				
OVRA	39	0	Over-range Indicator, channel A				
OVR <sub>B</sub>	9	0	Over-range Indicator, channel B				
REFB	54	I/O	Bottom reference/bypass (2 $\Omega$ resistor in series with a 0.1 $\mu$ F capacitor to ground)				
REFT	53	I/O	Top reference/bypass (2Ω resistor in series with a 0.1µF capacitor to ground)				
SEL	1	I	Serial interface select signal. Setting SEL = 0 configures pins 41, 42, and 45 as MSBI, $\overline{OE}_A$ , and STPD, respectively. With SEL = 0, the serial interface is disabled. Setting SEL = 1 enables the serial interface and configures pins 41, 42, and 45 as SEN, SCLK, and SDATA, respectively. Serial registers can be programmed using these three signals. When used in this mode of operation, it is essential to provide a low-going pulse on SEL in order to reset the serial interface registers as soon as the device is powered up. SEL therefore also has the functionality of a RESET signal.				
STPD/SDATA	45	I	When SEL = 0, STPD (power-down) 0 = Normal operation (default), 1 = Enabled When SEL = 1, SDATA (serial write data)				
VDRV	5, 8, 40, 43		Output buffer supply				
		1					

### Table 2. TERMINAL FUNCTIONS (continued)



### **DEFINITION OF SPECIFICATIONS**

### **Analog Bandwidth**

The analog input frequency at which the spectral power of the fundamental frequency (as determined by FFT analysis) is reduced by 3dB.

### **Aperture Delay**

The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs.

### **Aperture Uncertainty (Jitter)**

The sample-to-sample variation in aperture delay.

### Clock Duty Cycle

Pulse width high is the minimum amount of time that the ADCLK pulse should be left in logic '1' state to achieve rated performance. Pulse width low is the minimum time that the ADCLK pulse should be left in a low state (logic '0'). At a given clock rate, these specifications define an acceptable clock duty cycle.

### **Differential Nonlinearity (DNL)**

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation of any single LSB transition at the digital output from an ideal 1 LSB step at the analog input. If a device claims to have *no missing codes*, it means that all possible codes (for a 10-bit converter, 1024 codes) are present over the full operating range.

### Effective Number of Bits (ENOB)

The ENOB is a measure of converter performance as compared to the theoretical limit based on quantization noise.

 $ENOB = \frac{SINAD - 1.76}{6.02}$ 

### Integral Nonlinearity (INL)

INL is the deviation of the transfer function from a reference line measured in fractions of 1 LSB using a *best straight line* or *best fit* determined by a least square curve fit. INL is independent from effects of offset, gain or quantization errors.

### Maximum Conversion Rate

The encode rate at which parametric testing is performed. This is the maximum sampling rate where certified operation is given.

### **Minimum Conversion Rate**

This is the minimum sampling rate where the ADC still works.

### Signal-to-Noise and Distortion (SINAD)

SINAD is the ratio of the power of the fundamental  $(P_S)$  to the power of all the other spectral components including noise  $(P_N)$  and distortion  $(P_D)$ , but not including dc.

$$SINAD = 10Log_{10} \frac{P_S}{P_N + P_D}$$

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the full-scale range of the converter.

### Signal-to-Noise Ratio (SNR)

SNR is the ratio of the power of the fundamental ( $P_S$ ) to the noise floor power ( $P_N$ ), excluding the power at dc and the first eight harmonics.

$$SNR = 10Log_{10} \frac{P_S}{P_N}$$

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the full-scale range of the converter.

### Spurious-Free Dynamic Range

The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).


# Two-Tone, Third-Order Intermodulation Distortion

Two-tone IMD3 is the ratio of power of the fundamental (at frequencies  $f_1$  and  $f_2$ ) to the power of the worst spectral component of third-order intermodulation distortion at either frequency  $2f_1 - f_2$  or  $2f_2 - f_1$ . IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the full-scale range of the converter.



### **TYPICAL CHARACTERISTICS**


 $T_{MIN} = -40^{\circ}C$  and  $T_{MAX} = +85^{\circ}C$ . Typical values are at  $T_A = +25^{\circ}C$ , clock frequency = 65MSPS, 50% clock duty cycle, AVDD = 3.3V, VDRV = 3.3V, transformer-coupled inputs, -1dBFS,  $I_{SET} = 56.2k\Omega$ , and internal voltage reference, unless otherwise noted.






### **TYPICAL CHARACTERISTICS (continued)**

 $T_{MIN} = -40^{\circ}C$  and  $T_{MAX} = +85^{\circ}C$ . Typical values are at  $T_A = +25^{\circ}C$ , clock frequency = 65MSPS, 50% clock duty cycle, AVDD = 3.3V, VDRV = 3.3V, transformer-coupled inputs, -1dBFS,  $I_{SET} = 56.2k\Omega$ , and internal voltage reference, unless otherwise noted.



### **TYPICAL CHARACTERISTICS (continued)**

 $T_{MIN} = -40^{\circ}C$  and  $T_{MAX} = +85^{\circ}C$ . Typical values are at  $T_A = +25^{\circ}C$ , clock frequency = 65MSPS, 50% clock duty cycle, AVDD = 3.3V, VDRV = 3.3V, transformer-coupled inputs, -1dBFS,  $I_{SET} = 56.2k\Omega$ , and internal voltage reference, unless otherwise noted.





### **APPLICATION INFORMATION**

#### THEORY OF OPERATION

The ADS5237 is a dual-channel, simultaneous sampling analog-to-digital converter (ADC). Its low power and high sampling rate of 65MSPS are achieved using a state-of-the-art switched capacitor pipeline architecture built on an advanced low-voltage CMOS process. The ADS5237 operates from a +3.3V supply voltage for both its analog and digital supply connections. The ADC core of each channel consists of a combination of multi-bit and single-bit internal pipeline stages. Each stage feeds its data into the digital error correction logic, ensuring excellent differential linearity and no missing codes at the 10-bit level. The conversion process is initiated by the rising edge of the external clock. Once the signal is captured by the input sample-and-hold amplifier, the input sample is sequentially converted within the pipeline stages. This process results in a data latency of six clock cycles, after which the output data is available as a 10-bit parallel word, coded in either straight offset binary (SOB) or binary two's complement (BTC) format. Because a common clock controls the timing of both channels, the analog signal is sampled simultaneously. Data on the parallel ports are updated simultaneously as well. Further processing can be timed using the individual data valid output signal of each channel. The ADS5237 features internal references that are trimmed to ensure a high level of accuracy and matching. The internal references can be disabled to allow for external reference operation.

#### INPUT CONFIGURATION

The analog input for the ADS5237 consists of a differential sample-and-hold architecture implemented using a switched capacitor technique; see Figure 17. The sampling circuit consists of a low-pass RC filter at the input to filter out noise components that potentially could be differentially coupled on the input pins. The inputs are sampled on two 4pF capacitors. The RLC model is illustrated in Figure 17.

### INPUT DRIVER CONFIGURATIONS

#### **Transformer-Coupled Interface**

If the application requires a signal conversion from a single-ended source to drive the ADS5237 differentially, an RF transformer could be a good solution. The selected transformer must have a center tap in order to apply the common-mode dc voltage (V<sub>CM</sub>) necessary to bias the converter inputs. AC grounding the center tap generates the differential signal swing across the secondary winding. Consider a step-up transformer to take advantage of signal amplification without the introduction of another noise source. Furthermore, the reduced signal swing from the source may lead to improved distortion performance. The differential input configuration may provide a noticeable advantage for achieving good SFDR performance over a wide range of input frequencies. In this mode, both inputs (IN and  $\overline{IN}$ ) of the ADS5237 see matched impedances.

Figure 18 illustrates the schematic for the suggested transformer-coupled interface circuit. The component values of the RC low-pass filter may be optimized, depending on the desired roll-off frequency.




Figure 17. Input Circuitry




Figure 18. Converting a Single-Ended Input Signal into a Differential Signal Using an RF-Transformer

**U** 

Texas INSTRUMENTS www.ti.com



#### **DC-Coupled Input with Differential Amplifier**

Applications that have a requirement for DC-coupling a differential amplifier, such as the THS4503, can be used to drive the ADS5237; this design is shown in Figure 19. The THS4503 amplifier easily allows a single-ended to differential conversion, which reduces component cost.




Figure 19. Using the THS4503 with the ADS5237

In addition, the  $V_{\text{OCM}}$  pin on the THS4503 can be directly tied to the common-mode pin (CM) of the ADS5237 to set up the necessary bias voltage for the converter inputs. In the circuit example shown in Figure 19, the THS4503 is configured for unity gain. If required, a higher gain can easily be achieved as well by adding small capacitors (such as 10pF) in parallel with the feedback resistors to create a low-pass filter. Because the THS4503 is driving a capacitive load, small series resistors in the output ensure stable operation. Further details of this design and the overall operation of the THS4503 may be found in its product data sheet (available for download at www.ti.com). In general, differential amplifiers provide a high-performance driver solution for baseband applications, and other differential amplifier models may be selected depending on the system requirements.

#### Input Over-Voltage Recovery

The differential full-scale input range supported by the ADS5237 is  $2V_{PP}$ . For a nominal value of  $V_{CM}$  (+1.5V), IN and IN can swing from 1V to 2V. The ADS5237 is especially designed to handle an over-voltage differential peak-to-peak voltage of 4V (2.5V and 0.5V swings on IN and IN). If the input common-mode voltage is not considerably different from  $V_{CM}$  during overload (less than 300mV), recovery from an over-voltage input condition is expected to be within three clock cycles. All of the amplifiers in the sample-and-hold stage and the ADC core are especially designed for excellent recovery from an overload signal.

#### **REFERENCE CIRCUIT**

#### **Internal Reference**

All bias currents required for the proper operation of the ADS5237 are set using an external resistor at I<sub>SET</sub> (pin 60), as shown in Figure 20. Using a 56.2k $\Omega$  resistor on I<sub>SET</sub> generates an internal reference current of about 20µA. This current is mirrored internally to generate the bias current for the internal blocks. While a 5% resistor tolerance is adequate, deviating from this resistor value alters and degrades device performance. For example, using a larger external resistor at I<sub>SET</sub> reduces the reference bias current and thereby scales down the device operating power.




Figure 20. Internal Reference Circuit

As part of the internal reference circuit, the ADS5237 provides a common-mode voltage output at pin 52, CM. This common-mode voltage is typically +1.5V. While this voltage is similar to the common-mode voltage used internally within the ADC pipeline core, the CM pin has an independent buffer amplifier, which can deliver up to ±2mA of current to an external circuit for proper input signal level shifting and biasing. In order to obtain optimum dynamic performance, the analog inputs should be biased to the recommended common-mode voltage (1.5V). While good performance can be maintained over a certain CM-range, larger deviations may compromise device performance and could also negatively affect the overload recovery behavior. Using the internal reference mode requires the INT/EXT pin to be forced high, as shown in Figure 20.

The ADS5237 requires solid high-frequency bypassing on both reference pins,  $REF_T$  and  $REF_B$ ; see Figure 20. Use ceramic  $0.1\mu$ F capacitors (size 0603, or smaller), located as close as possible to the pins.



### **External Reference**

The ADS5237 also supports the use of external reference voltages. External reference voltage mode involves applying an external top reference at  $REF_T$ (pin 53) and a bottom reference at  $REF_B$  (pin 54). Setting the ADS5237 for external reference mode also requires taking the INT/EXT pin low. In this mode, the internal reference buffer is 3-stated. Because the switching current for the two ADC channels comes from the externally-forced references, it is possible for the device performance to be slightly lower than when the internal references are used. It should be noted that in external reference mode,  $V_{CM}$  and  $I_{SET}$  continue to be generated from the internal bandgap voltage, as they are in the internal reference mode. Therefore, it is important to ensure that the common-mode voltage of the externally-forced reference voltages matches to within 50mV of  $V_{CM}$  (+1.5 $V_{DC}$ ).

The external reference circuit must be designed to drive the internal reference impedance seen between the REF<sub>T</sub> and REF<sub>B</sub> pins. To establish the drive requirements, consider that the external reference circuit needs to supply an average switching current of at least 1mA. This dynamic switching current depends on the actual device sampling rate and the signal level. The external reference voltages can vary as long as the value of the external top reference stays within the range of +1.875V to +2.0V, and the external bottom reference stays within +1.0V to +1.125V. Consequently, the full-scale input range can be set between  $1.5V_{PP}$  and  $2V_{PP}$  (FSR = 2x [REF<sub>T</sub> – REF<sub>B</sub>] ).

### **CLOCK INPUT**

The ADS5237 requires a single-ended clock source. The clock input, CLK, represents a CMOS-compatible logic input with an input impedance of about 5pF. For high input frequency sampling, it is recommended to use a clock source with very low jitter. A low-jitter clock is essential in order to preserve the excellent ac performance of the ADS5237. The converter itself is specified for a low 1.0ps (rms) jitter. Generally, as the input frequency increases, clock jitter becomes more dominant in maintaining a good signal-to-noise ratio (SNR). This condition is particularly critical in IF-sampling applications; for example, where the sampling frequency is lower than the input frequency (under-sampling). The following equation can be used to calculate the achievable SNR for a given input frequency and clock jitter ( $t_{JA}$  in  $ps_{RMS}$ ):

$$SNR = 20Log_{10} \frac{1}{(2\pi f_{IN} t_{JA})}$$
(1)

The ADS5237 enters into a power-down mode if the sampling clock rate drops below a limit of approximately 2MSPS. If the sampling rate is increased above this threshold, the ADS5237 automatically resumes normal operation.

### PLL CONTROL

The ADS5237 has an internal PLL that is enabled by default. The PLL enables a wide range of clock duty cycles. Good performance is obtained for duty cycles up to 40%–60%, though the ensured electrical specifications presume that the duty cycle is between 45%–55%. The PLL automatically limits the minimum frequency of operation to 20MSPS. For operation below 20MSPS, the PLL can be disabled by programming the internal registers through the serial interface. With the PLL disabled, the clock speed can go down to 2MSPS. With the PLL disabled, the clock duty cycle needs to be constrained closer to 50%.

### **OUTPUT INFORMATION**

The ADS5237 provides two channels with 10 data outputs (D9 to D0, with D9 being the MSB and D0 the LSB), data-valid outputs ( $DV_A$ ,  $DV_B$ , pin 26 and pin 22, respectively), and individual out-of-range indicator output pins ( $OVR_A/OVR_B$ , pin 39 and pin 9, respectively).

The output circuitry of the ADS5237 has been designed to minimize the noise produced by transients of the data switching, and in particular its coupling to the ADC analog circuitry.

### DATA OUTPUT FORMAT (MSBI)

The ADS5237 makes two data output formats available: the *Straight Offset Binary* code (SOB) or the *Binary Two's Complement* code (BTC). The selection of the output coding is controlled by the MSBI (pin 41). Because the MSBI pin has an internal pull-down, the ADS5237 operates with the SOB code as its default setting. Forcing the MSBI pin high enables BTC coding. The two code structures are identical, with the exception that the MSB is inverted for BTC format, as shown in Table 3.

### OUTPUT ENABLE (OE)

Digital outputs of the ADS5237 can be set to high-impedance (3-state), exercising the output enable pins,  $\overline{OE}_A$  (pin 42), and  $\overline{OE}_B$  (pin 6). Internal pull-downs configure the output in enable mode for normal operation. Applying a logic high voltage disables the outputs. Note that the  $\overline{OE}$ -function is not designed to be operated dynamically (that is, as a fast multiplexer) because it may lead to corrupt conversion results. Refer to the Electrical Characteristics table to observe the specified 3-state enable and disable times.

### OVER-RANGE INDICATOR (OVR)

If the analog input voltage exceeds the full-scale range set by the reference voltages, an over-range condition exists. The ADS5237 incorporates a function that monitors the input voltage and detects any such out-of-range condition. This operation functions for each of the two channels independently. The current state can be read at the over-range indicator pins (pins 9 and 39). This output is low when the input voltage is within the defined input



range. It changes to high if the applied signal exceeds the full-scale range. It should be noted that each of the OVR outputs is updated along with the data output corresponding to the particular sampled analog input voltage. Therefore, the OVR state is subject to the same pipeline delay as the digital data (six clock cycles).

### OUTPUT LOADING

It is recommended that the capacitive loading on the data output lines be kept as low as possible, preferably below 15pF. Higher capacitive loading causes larger dynamic currents as the digital outputs are changing. Such high current surges can feed back to the analog portion of the ADS5237 and adversely affect device performance. If necessary, external buffers or latches close to the converter output pins may be used to minimize the capacitive loading.

### SERIAL INTERFACE

The ADS5237 has a serial interface that can be used to program internal registers. The serial interface is disabled if SEL is connected to '0'.

When the serial interface is to be enabled, SEL serves the function of a RESET signal. After the supplies have stabilized, it is necessary to give the device a low-going pulse on SEL. This pulse results in all internal registers resetting to the default value of '0' (inactive). Without a reset, it is possible that registers may be in the non-default state on power-up. This condition may cause the device to malfunction.

	STRAIGHT OFFSET BINARY (SOB; MSBI = 0)	BINARY TWO'S COMPLEMENT (BTC; MSBI = 1)			
DIFFERENTIAL INPUT	D9D0	D9D0			
+FS (IN = +2V, IN = +1V)	1111 1111 11	0111 1111 11			
+1/2 FS	1100 0000 00	0100 0000 00			
Bipolar Zero (IN = $\overline{IN}$ = CMV)	1000 0000 00	0000 0000 00			
-1/2 FS	0100 0000 00	1100 0000 00			
-FS (IN = +1V, IN = +2V)	0000 0000 00	1000 0000 00			

Table 3. Coding Table for Differential Input Configuration and  $2V_{\text{PP}}$  Full-Scale Input Range



### POWER-DOWN MODE

The ADS5237 has a power-down pin, STPD (pin 45). The internal pull-down is in default mode for the device during normal operation. Forcing the STPD pin high causes the device to enter into power-down mode. In power-down mode, the reference and clock circuitry as well as all the channels are powered down. Device power consumption drops to less than 90mW. As previously mentioned, the ADS5237 also enters into a power-down mode if the clock speed drops below 2MSPS (see the *Clock Input* section).

When STPD is pulled high, the internal buffers driving  $REF_T$  and  $REF_B$  are 3-stated and the outputs are forced to a voltage roughly equal to half of the voltage on  $AV_{DD}$ . Speed of recovery from the power-down mode depends on the value of the external capacitance on the REF<sub>T</sub> and REF<sub>B</sub> pins. For

capacitances on  $\text{REF}_T$  and  $\text{REF}_B$  less than 1µF, the reference voltages settle to within 1% of their steady-state values in less than 500µs. Either of the two channels can also be selectively powered-down through the serial interface when it is enabled.

The ADS5237 also has an internal circuit that monitors the state of stopped clocks. If ADCLK is stopped for longer than 250ns, or if it runs at a speed less than 2MHz, this monitoring circuit generates a logic signal that puts the device in a partial power-down state. As a result, the power consumption of the device is reduced when CLK is stopped. The recovery from such a partial power-down takes approximately 100µs. This constraint is described in Table 4.

#### Table 4. Time Constraints Associated with Device Recovery from Power-Down and Clock Stoppage

DESCRIPTION	TYP	REMARKS
Recovery from power-down mode (STPD = $1$ to STPD = $0$ ).	500µs	Capacitors on $REF_T$ and $REF_B$ less than $1\muF.$
Recovery from momentary clock stoppage ( < 250ns).	10µs	
Recovery from extended clock stoppage ( > 250ns).	100µs	

### LAYOUT AND DECOUPLING CONSIDERATIONS

Proper grounding and bypassing, short lead length, and the use of ground planes are particularly important for high frequency designs. Achieving optimum performance with a fast sampling converter such as the ADS5237 requires careful attention to the PCB layout to minimize the effects of board parasitics and to optimize component placement. A multilayer board usually ensures best results and allows convenient component placement.

The ADS5237 should be treated as an analog component and the supply pins connected to clean analog supplies. This layout ensures the most consistent performance results, because digital supplies often carry a high level of switching noise that could couple into the converter and degrade device performance. As mentioned previously, the output buffer supply pins (VDRV) should also be connected to a low-noise supply. Supplies of adjacent digital circuits may carry substantial current transients. The supply voltage should be filtered before connecting to the VDRV pin of the converter. All ground pins should directly connect to an analog ground.

Because of its high sampling frequency, the ADS5237 generates high frequency current transients and noise (clock feedthrough) that are fed back into the supply and reference lines. If not sufficiently bypassed, this feedthrough adds noise to the conversion process. All AV<sub>DD</sub> pins may be bypassed with 0.1 $\mu$ F ceramic chip capacitors (size 0603, or smaller). A similar approach may be used on the output buffer supply pins, VDRV. In order to minimize

the lead and trace inductance, the capacitors should be located as close to the supply pins as possible. Where double-sided component mounting is allowed, they are best placed directly under the package. In addition, larger bipolar decoupling capacitors ( $2.2\mu$ F to  $10\mu$ F), effective at lower frequencies, may also be used on the main supply pins. They can be placed on the PCB in proximity (< 0.5in) to the ADC.

TEXAS TRUMENTS

If the analog inputs to the ADS5237 are driven differentially, it is especially important to optimize towards a highly symmetrical layout. Small trace length differences may create phase shifts, compromising a good distortion performance. For this reason, the use of two single op amps rather than one dual amplifier enables a more symmetrical layout and a better match of parasitic capacitances. The pin orientation of the ADS5237 quad-flat package follows a flow-through design, with the analog inputs located on one side of the package while the digital outputs are located on the opposite side. This design provides a good physical isolation between the analog and digital connections. While designing the layout, it is important to keep the analog signal traces separated from any digital lines to prevent noise coupling onto the analog portion.

Single-ended clock lines must be short and should not cross any other signal traces.

Short circuit traces on the digital outputs will minimize capacitive loading. Trace length should be kept short to the receiving gate (< 2in) with only one CMOS gate connected to one digital output.



10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS5237IPAG	ACTIVE	TQFP	PAG	64	160	RoHS & Green	NIPDAU	Level-4-260C-72 HR	-40 to 85	ADS5237IPAG	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **MECHANICAL DATA**

MTQF006A - JANUARY 1995 - REVISED DECEMBER 1996

#### PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026



# LAND PATTERN DATA



A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# LAND PATTERN DATA



A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated