



DAC7642 DAC7643

SBAS233 - DECEMBER 2001

16-Bit, Dual Voltage Output DIGITAL-TO-ANALOG CONVERTER

FEATURES

- LOW POWER: 4mW
- UNIPOLAR OR BIPOLAR OPERATION
- SETTLING TIME: 10µs to 0.003% FSR
- 15-BIT LINEARITY AND MONOTONICITY: -40°C to +85°C
- RESET TO MID-SCALE (DAC7642) OR ZERO-SCALE (DAC7643)
- DATA READBACK
- DOUBLE-BUFFERED DATA INPUTS


APPLICATIONS

- PROCESS CONTROL
- CLOSED-LOOP SERVO-CONTROL
- MOTOR CONTROL
- DATA ACQUISITION SYSTEMS
- DAC-PER-PIN PROGRAMMERS

DESCRIPTION

The DAC7642 and DAC7643 are dual channel, 16-bit, voltage output Digital-to-Analog Converters (DACs) which provide 15-bit monotonic performance over the specified temperature range. They accept 16-bit parallel input data, have double-buffered DAC input logic (allowing simultaneous update of all DACs), and provide a readback mode of the internal input registers. Programmable asynchronous reset clears all registers to a mid-scale code of $8000_{\rm H}$ (DAC7642) or to a zero-scale code of $0000_{\rm H}$ (DAC7643). These DACs can operate from a single +5V supply or from +5V and –5V supplies, providing an output range of 0 to +2.5V or –2.5V to +2.5V, respectively.

Low power and small size per DAC make the DAC7642 and DAC7643 ideal for automatic test equipment, DAC-per-pin programmers, data acquisition systems, and closed-loop servo-control. The DAC7642 and DAC7643 are available in a LQFP-32 package and specified over a -40°C to +85°C temperature range.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ABSOLUTE MAXIMUM RATINGS(1)

V _{CC} to V _{SS}	0.3V to 11V
V _{CC} to GND	
V _{REF} L to V _{SS}	0.3V to (V _{CC} - V _{SS})
V _{CC} to V _{REF} H	0.3V to (V _{CC} - V _{SS})
V _{REF} H to V _{REF} L	$-0.3V$ to $(V_{CC} - V_{SS})$
Digital Input Voltage to GND	$-0.3V$ to $V_{CC} + 0.3V$
Digital Output Voltage to GND	0.3V to V _{CC} + 0.3V
Maximum Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +125°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	MONOTONICITY	PACKAGE-LEAD	PACKAGE DESIGNATOR ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
DAC7642VF	14 Bits	LQFP-32	VF "	–40°C to +85°C	DAC7642	DAC7642VFT DAC7642VFR	Tape and Reel, 250 Tape and Reel, 1000
DAC7642VFB	15 Bits	LQFP-32 "	VF "	–40°C to +85°C	DAC7642B "	DAC7642VFBT DAC7642VFBR	Tape and Reel, 250 Tape and Reel, 1000
DAC7643VF	14 Bits	LQFP-32 "	VF "	–40°C to +85°C	DAC7643	DAC7643VFT DAC7643VFR	Tape and Reel, 250 Tape and Reel, 1000
DAC7643VFB	15 Bits "	LQFP-32 "	VF "	-40°C to +85°C	DAC7643B "	DAC7643VFBT DAC7643VFBR	Tape and Reel, 250 Tape and Reel, 1000

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.



ELECTRICAL CHARACTERISTICS (Dual Supply)

At $T_A = T_{MIN}$ to T_{MAX} , $V_{CC} = +5V$, $V_{SS} = -5V$, $V_{REF}H = +2.5V$, and $V_{REF}L = -2.5V$, unless otherwise noted.

			DAC7642VI DAC7643VI			AC7642VF AC7643VF		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ACCURACY Linearity Error Linearity Match Differential Linearity Error Monotonicity, T _{MIN} to T _{MAX} Bipolar Zero Error Bipolar Zero Error Drift Full-Scale Error Full-Scale Error Drift Bipolar Zero Matching Full-Scale Mat	Channel-to-Channel Matching Channel-to-Channel Matching At Full-Scale	14	±3 ±4 ±2 ±1 5 ±1 5 ±1 ±1 10	±4 ±3 ±3 10 ±3 10 ±3 ±3 100	15	±2 ±2 ±1 * * * * ±1 ±1 *	±3 ±2 * * * * * ±3 ±3 *	LSB LSB Bits mV ppm/°C mV ppm/°C mV mV ppm/V
ANALOG OUTPUT Voltage Output Output Current Maximum Load Capacitance Short-Circuit Current Short-Circuit Duration	$R_L = 10k\Omega$ No Oscillation GND, V_{CC} or V_{SS}	V _{REF} L −1.25	500 -10, +30 Indefinite	V _{REF} H +1.25	*	* * *	*	V mA pF mA
REFERENCE INPUT Ref High Input Voltage Range Ref Low Input Voltage Range Ref High Input Current Ref Low Input Current	33 33	V _{REF} L + 1.25 -2.5	500 -500	+2.5 V _{REF} H – 1.25	*	*	*	V V μΑ μΑ
DYNAMIC PERFORMANCE Settling Time Channel-to-Channel Crosstalk Digital Feedthrough Output Noise Voltage DAC Glitch	To ±0.003%, 5V Output Step See Figure 5 f = 10kHz 7FFF _H to 8000 _H or 8000 _H to 7FFF _H		8 0.5 2 60 40	10		* * * *	*	μs LSB nV-s nV/√Hz nV-s
DIGITAL INPUT V _{IH} V _{IL} I _{IH} I _{IL}		0.7 • V _{CC}		0.3 • V _{CC} ±10 ±10	*		* * *	V V μΑ μΑ
DIGITAL OUTPUT V _{OH} V _{OL}	I _{OH} = -0.8mA I _{OL} = 1.2mA	3.6	4.5 0.3	0.4	*	* *	*	> >
POWER SUPPLY VCC VSS ICC ISS Power		+4.75 -5.25 -1.2	+5.0 -5.0 0.7 -0.8 7.5	+5.25 -4.75 1.1	* *	* * * *	* * *	V V mA mA mW
TEMPERATURE RANGE Specified Performance		-40		+85	*		*	°C

 $[\]ensuremath{\texttt{*}}$ Specifications same as DAC7642VF and DAC7643VF.

ELECTRICAL CHARACTERISTICS (Single Supply)


At $T_A = T_{MIN}$ to T_{MAX} , $V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REF}H = +2.5V$, and $V_{REF}L = 0V$, unless otherwise noted.

			DAC7642VI DAC7643VI			AC7642VF AC7643VF		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ACCURACY Linearity Error ⁽¹⁾ Linearity Match Differential Linearity Error			±3 ±4 ±2	±4 ±3		±2 ±2 ±1	±3 ±2	LSB LSB LSB
Monotonicity, T _{MIN} to T _{MAX} Zero-Scale Error Zero-Scale Error Drift Full-Scale Error		14	±1 5 ±1	±3 10 ±3	15	* * *	* * *	Bits mV ppm/°C mV
Full-Scale Error Drift Zero-Scale Matching Full-Scale Matching Power-Supply Rejection Ratio (PSRR)	Channel-to-Channel Matching Channel-to-Channel Matching At Full-Scale		5 ±1 ±1 10	10 ±3 ±3 100		* ±1 ±1 *	* ±3 ±3 *	ppm/°C mV mV ppm/V
ANALOG OUTPUT Voltage Output Output Current Maximum Load Capacitance Short-Circuit Current Short-Circuit Duration	$R_L = 10k\Omega$ No Oscillation GND or V_{CC}	0 -1.25	500 -10, +30 Indefinite	V _{REF} H +1.25	*	* * *	*	V mA pF mA
REFERENCE INPUT Ref High Input Voltage Range Ref Low Input Voltage Range Ref High Input Current Ref Low Input Current		V _{REF} L + 1.25 0	250 -250	+2.5 V _{REF} H – 1.25	*	* *	*	V V μΑ μΑ
DYNAMIC PERFORMANCE Settling Time Channel-to-Channel Crosstalk Digital Feedthrough Output Noise Voltage, f = 10kHz DAC Glitch	To ±0.003%, 2.5V Output Step See Figure 6 7FFF _H to 8000 _H or 8000 _H to 7FFF _H		8 0.5 2 60 40	10		* * * *	*	μs LSB nV-s nV/√Hz nV-s
DIGITAL INPUT V _{IH} V _{IL} I _{IH} I _{IL}		0.7 • V _{CC}		0.3 • V _{CC} ±10 ±10	*		* * *	V V μΑ μΑ
DIGITAL OUTPUT V _{OH} V _{OL}	I _{OH} = -0.8mA I _{OL} = 1.2mA	3.6	4.5 0.3	0.4	*	*	*	V V
POWER SUPPLY V _{CC} V _{SS} I _{CC} Power		+4.75 0	+5.0 0 0.5 2.5	+5.25 0 0.9 4.5	*	* * * *	* * * *	V V mA mW
TEMPERATURE RANGE Specified Performance		-40		+85	*		*	°C

^{*} Specifications same as DAC7642VF and DAC7643VF.

NOTE: (1) If $V_{SS} = 0V$, specification applies at Code 0040_H and above due to possible negative zero-scale error.

PIN CONFIGURATION




PIN DESCRIPTIONS


PIN	NAME	DESCRIPTION	PIN	NAME	DESCRIPTION
1	V _{cc}	Positive Power Supply	20	R/W	Enabled by \overline{CS} , Controls Data Read from and Write
2	GND	Ground			to the Input Registers.
3	DB15	Data Bit 15, MSB	21	LOADDACS	DAC Output Registers Load Control. Rising edge triggered. Transfers Data from the Input Registers to
4	DB14	Data Bit 14			the DAC Registers, Updating the DAC Output.
5	DB13	Data Bit 13	22	RST	Reset, Rising Edge Triggered. DAC7642 resets to
6	DB12	Data Bit 12			mid-scale, DAC7643 resets to zero. (Resets Both
7	DB11	Data Bit 11			Input Registers and DAC Registers)
8	DB10	Data Bit 10	23	DACSEL	Enabled by CS. Selects the individual DAC Input Registers. (LOW Selects Register A, HIGH Selects
9	DB9	Data Bit 9			Register B)
10	DB8	Data Bit 8	24	V_{SS}	Negative Power Supply
11	DB7	Data Bit 7	25	$V_{OUT}B$	DAC B Voltage Output
12	DB6	Data Bit 6	26	V _{OUT} B Sense	DAC B Output Amplifier Inverting Input. Used to
13	DB5	Data Bit 5			close the feedback loop at the load.
14	DB4	Data Bit 4	27	V _{REF} H Sense	DAC A and B Reference High Sense Input
15	DB3	Data Bit 3	28	$V_{REF}H$	DAC A and B Reference High Input
16	DB2	Data Bit 2	29	V _{OUT} L	DAC A and B Reference Low Input
17	DB1	Data Bit 1	30	V _{REF} L Sense	DAC A and B Reference Low Sense Input
18	DB0	Data Bit 0, LSB	31	V _{OUT} A Sense	DAC A Output Amplifier Inverting Input. Used to
19	CS	Chip Select, Active LOW			close the feedback loop at the load.
		, ,	32	V _{OUT} A	DAC A Output Voltage




TYPICAL CHARACTERISTICS: V_{SS} = 0V


At $T_A = +25$ °C, $V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REF}H = +2.5V$, $V_{REF}L = 0V$, representative unit, unless otherwise specified.









Digital Input Code











TYPICAL CHARACTERISTICS: V_{SS} = 0V (Cont.)


At $T_A = +25^{\circ}C$, $V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REF}H = +2.5V$, $V_{REF}L = 0V$, representative unit, unless otherwise specified.


















TYPICAL CHARACTERISTICS: $V_{SS} = 0V$ (Cont.)


At $T_A = +25^{\circ}C$, $V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REF}H = +2.5V$, $V_{REF}L = 0V$, representative unit, unless otherwise specified.
















TYPICAL CHARACTERISTICS: V_{SS} = 0V (Cont.)


At $T_A = +25$ °C, $V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REF}H = +2.5V$, $V_{REF}L = 0V$, representative unit, unless otherwise specified.








$V_{SS} = -5V$

At $T_A = +25^{\circ}\text{C}$, $V_{CC} = +5\text{V}$, $V_{SS} = -5\text{V}$, $V_{REF}H = +2.5\text{V}$, $V_{REF}L = -2.5\text{V}$, representative unit, unless otherwise specified.













TYPICAL CHARACTERISTICS: $V_{SS} = -5V$ (Cont.)


At T_A = +25°C, V_{CC} = +5V, V_{SS} = -5V, $V_{REF}H$ = +2.5V, $V_{REF}L$ = -2.5V, representative unit, unless otherwise specified.




















TYPICAL CHARACTERISTICS: $V_{SS} = -5V$ (Cont.)


At $T_A = +25^{\circ}C$, $V_{CC} = +5V$, $V_{SS} = -5V$, $V_{REF}H = +2.5V$, $V_{REF}L = -2.5V$, representative unit, unless otherwise specified.
















TYPICAL CHARACTERISTICS: $V_{SS} = -5V$ (Cont.)

At $T_A = +25$ °C, $V_{CC} = +5V$, $V_{SS} = -5V$, $V_{REF}H = +2.5V$, $V_{REF}L = -2.5V$, representative unit, unless otherwise specified.





THEORY OF OPERATION

The DAC7642 and DAC7643 are dual channel, voltage output, 16-bit DACs. The architecture is an R-2R ladder configuration with the three MSB's segmented followed by an operational amplifier that serves as a buffer. Each DAC has its own R-2R ladder network, segmented MSBs, and output op amp, as shown in Figure 1. The minimum voltage output (zero-scale) and maximum voltage output (full-scale) are set

by the external voltage references $V_{REF}L$ and $V_{REF}H$, respectively. The digital input is a 16-bit parallel word and the DAC input registers offer a readback capability. The converters can be powered from either a single +5V supply or a dual $\pm 5V$ supply. Each device offers a reset function which immediately sets all DAC output voltages, DAC registers and Input registers to mid-scale, code 8000_H (DAC7642), or to zero-scale, code 0000_H (DAC7643). See Figures 2 and 3 for the basic configurations of the DAC7642 and DAC7643.




FIGURE 1. DAC7642 and DAC7643 Architecture.




FIGURE 2. Basic Single-Supply Operation of the DAC7642 and DAC7643.




FIGURE 3. Basic Dual-Supply Operation of the DAC7642 and DAC7643.

ANALOG OUTPUTS

When $V_{SS} = -5V$ (dual-supply operation), the output amplifier can swing to within 2.25V of the supply rails over the -40° C to +85°C temperature range. When $V_{SS} = 0V$ (single-supply operation), and with R_{LOAD} also connected to ground, the output can swing to ground. Care must also be taken when measuring the zero-scale error when $V_{SS} = 0V$. Since the DAC output cannot swing below ground, the output voltage may not change for the first few digital input codes (0000_H, 0001_H, 0002_H, etc.) if the output amplifier has a negative offset. At the negative limit of -2mV, the first specified output starts at code 0040_H.

Due to the high accuracy of these DACs, system design problems such as grounding and contact resistance become very important. A 16-bit converter with a 2.5V full-scale range has a 1LSB value of $38\mu V$. With a load current of 1mA, a series wiring and connector resistance of only $40m\Omega$ (R_{W2}) will cause a voltage drop of $40\mu V$, as shown in Figure 4. To understand what this means in terms of a system layout, the resistivity of a typical 1 ounce copper-clad printed circuit board is $1/2~m\Omega$ per square. For a 1mA load, a 10 milli-inch wide printed circuit conductor 600 milli-inches long will result in a voltage drop of $30\mu V$.

The DAC7642 and DAC7643 offer a force and sense output configuration for the high open-loop gain output amplifiers. This feature allows the loop around the output amplifier to be closed at the load (shown in Figure 4), thus ensuring an accurate output voltage.

REFERENCE INPUTS

The reference inputs, $V_{REF}L$ and $V_{REF}H$, can be any voltage between $V_{SS}+2.5V$ and $V_{CC}-2.5V$ provided that $V_{REF}H$ is at least 1.25V greater than $V_{REF}L$. The minimum output of each DAC is equal to $V_{REF}L$ plus a small offset voltage (essentially, the offset of the output op amp). The maximum output is equal to $V_{REF}H$ plus a similar offset voltage. Note




FIGURE 4. Analog Output Closed-Loop Configuration. R_W represents wiring resistances.

that V_{SS} (the negative power supply) must either be connected to ground or must be in the range of -4.75V to -5.25V. The voltage on V_{SS} sets several bias points within the converter. If V_{SS} is not in one of these two configurations, the bias values may be in error and proper operation of the device may be affected.

The current into the $V_{REF}H$ input and out of $V_{REF}L$ depends on the DAC output voltages and can vary from a few microamps to approximately 0.5mA. The reference input appears as a varying load to the reference. If the references applied can sink or source the required current, a reference buffer is not required. The DAC7642 and DAC7643 feature reference drive and sense connections such that the internal errors caused by the changing reference current and the circuit impedances can be minimized. Figures 5 through 13 show different reference configurations and the effect on the linearity and differential linearity.




FIGURE 5. Dual Supply Configuration-Buffered References, Used for Dual-Supply Characteristic Curves.






FIGURE 6. Single-Supply Buffered Reference with $V_{REF}L$ of 50mV.




FIGURE 7. Integral Linearity and Differential Linearity Error Curves for Figure 6.




FIGURE 8. Integral Linearity and Differential Linearity Error Curves for Figure 9.




FIGURE 9. Single-Supply Buffered Reference with $V_{REF}L = +1.25V$ and $V_{REF}H = +2.5V$.






FIGURE 10. Single-Supply Buffered V_{REF}H.




FIGURE 11. Linearity and Differential Linearity Error Curves for Figure 10.




FIGURE 12. Low-Cost Single-Supply Configuration.




FIGURE 13. Linearity and Differential Linearity Error Curves for Figure 12.

DIGITAL INTERFACE

See Table I for the basic control logic of the DAC7642 and DAC7643. Note that each internal register is edge triggered and not level triggered. When the LOADDACS signal is transitioned from LOW to HIGH, the digital word existing in the input register is latched into the DAC register. The first set of registers (the input registers) are triggered via the DACSEL, \overline{R}/W , and CS inputs. Only one of these registers can be transparent at any given time.

The double-buffered architecture is designed mainly so each DAC input register can be written to at any time without affecting the DAC outputs. All DAC voltages are updated simultaneously by the rising edge of LOADDACS. It also allows multiple devices to be updated simultaneously by sharing the LOADDACS control from the host with each device.



DACSEL	R/W	<u>cs</u>	RST	LOADDACS	INPUT REGISTER	DAC REGISTER	MODE	DAC
L	L	L	L, H	Х	Write	Hold	Write Input	Α
Н	L	L	L, H	X	Write	Hold	Write Input	В
L	Н	L	L, H	X	Read	Hold	Read Input	Α
Н	Н	L	L, H	X	Read	Hold	Read Input	В
X	X	Н	L, H	↑	Hold	Write	Update	All
X	X	Н	L, H	L, H	Hold	Hold	Hold	All
×	Х	Х	1	L, H	Reset	Reset	Reset	All

TABLE I. DAC7642 and DAC7643 Logic Truth Table.

DIGITAL TIMING

Figure 14 and Table II provide detailed timing for the digital interface of the DAC7642 and DAC7643.

$$V_{OUT} = V_{REF}L + \frac{\left(V_{REF}H - V_{REF}L\right) \cdot N}{65,536}$$
(1)

DIGITAL INPUT CODING

The DAC7642 and DAC7643 input data is in Straight Binary format. The output voltage is given by Equation 1:

where N is the digital input code. This equation does not include the effects of offset (zero-scale) or gain (full-scale) errors.




FIGURE 14. Digital Input and Output Timing.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{RCS}	CS LOW for Read	150			ns
t _{RDS}	R/W HIGH to CS LOW	10			ns
t _{RDH}	R/W HIGH after CS HIGH	10			ns
t _{DZ}	CS HIGH to Data Bus in High Impedance	10		100	ns
t _{CSD}	CS LOW to Data Bus Valid		100	150	ns
t _{WCS}	CS LOW for Write	40			ns
t _{WS}	R/W LOW to CS LOW	0			ns
t_{WH}	R/W LOW after CS HIGH	10			ns
t _{AS}	DACSEL Valid to CS LOW	0			ns
t _{AH}	DACSEL Valid after CS HIGH	10			ns
t _{LS}	CS LOW to LOADDACS HIGH	30			ns
t _{LH}	CS LOW after LOADDACS HIGH	100			ns
t_{LX}	LOADDACS HIGH	100			ns
t _{DS}	Data Valid to CS LOW	0			ns
t _{DH}	Data Valid after CS HIGH	10			ns
t _{LWD}	LOADDACS LOW	100			ns
t _{RSS}	RESET LOW	10			ns
t _{RSH}	RESET HIGH	10			ns
t _S	Settling Time			10	μs

TABLE II. Timing Specifications ($T_A = -40^{\circ}C$ to +85°C).

DIGITALLY-PROGRAMMABLE CURRENT SOURCE

The DAC7642 and DAC7643 offer a unique set of features that allows a wide range of flexibility in designing applications circuits, such as programmable current sources. The DAC7642 and DAC7643 offer both a differential reference input, as well as an open-loop configuration around the output amplifier. The open-loop configuration around the output amplifier allows a transistor to be placed within the loop to implement a digitally-programmable, unidirectional current source. The availability of a differential reference also allows programmability for both the full-scale and zero-scale currents. The output current is calculated as:

$$I_{OUT} = \left(\left(\frac{V_{REF}H - V_{REF}L}{R_{SENSE}} \right) \bullet \left(\frac{N \text{ Value}}{65,536} \right) \right) + \left(V_{REF}L / R_{SENSE} \right)$$
 (2)

Figure 15 shows a DAC7642 and DAC7643 in a 4-20mA current output configuration. The output current can be determined by Equation 3:

$$I_{OUT} = \left(\left(\frac{2.5V - 0.5V}{125\Omega} \right) \bullet \left(\frac{N \text{ Value}}{65,536} \right) \right) + \left(\frac{0.5V}{125\Omega} \right)$$
 (3)

At full-scale, the output current is 16mA plus the 4mA for the zero current. At zero scale the output current is the offset current of 4mA (0.5V/125 Ω).





FIGURE 15. 4-20mA Digitally Controlled Current Source.



VF (S-PQFP-G32)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.



PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DAC7642VFBT	ACTIVE	LQFP	VF	32	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DAC7642 B	Samples
DAC7642VFT	ACTIVE	LQFP	VF	32	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DAC7642	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Feb-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7642VFBT	LQFP	VF	32	250	180.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2
DAC7642VFT	LQFP	VF	32	250	180.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2

www.ti.com 7-Feb-2015




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC7642VFBT	LQFP	VF	32	250	213.0	191.0	55.0
DAC7642VFT	LQFP	VF	32	250	213.0	191.0	55.0



PLASTIC QUAD FLATPACK



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs.

- 4. Reference JEDEC registration MS-026.



PLASTIC QUAD FLATPACK




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated