



DAC7631

For most current data sheet and other product information, visit www.burr-brown.com

Serial Input, 16-Bit, Voltage Output DIGITAL-TO-ANALOG CONVERTER

FEATURES

- LOW POWER: 2.5mW
- UNIPOLAR OR BIPOLAR OPERATION
- SETTLING TIME: 10µs to 0.003%
- 15-BIT LINEARITY AND MONOTONICITY: -40°C to +85°C
- USER SELECTABLE RESET TO MID-SCALE OR ZERO-SCALE
- SMALL SSOP-20 PACKAGE


DESCRIPTION

The DAC7631 is a serial input, 16-bit, voltage output Digital-to-Analog Converter (D/A) with guaranteed 15-bit monotonic performance over the -40° C to $+85^{\circ}$ C temperature range. An asynchronous reset clears all registers to either mid-scale ($8000_{\rm H}$) or zero-scale ($0000_{\rm H}$), selectable via the RESETSEL pin. The device can be powered from a single +5V supply or from dual +5V and -5V supplies.

APPLICATIONS

- ATE PIN ELECTRONICS
- PROCESS CONTROL
- CLOSED-LOOP SERVO-CONTROL
- MOTOR CONTROL
- DATA ACQUISITION SYSTEMS

Low power and small size makes the DAC7631 ideal for process control, data acquisition systems, and closed-loop servo-control. The device is available in a SSOP-20 package, and is guaranteed over the -40° C to $+85^{\circ}$ C temperature range.



SPECIFICATIONS (Dual Supply) At $T_A = T_{MIN}$ to T_{MAX} , $V_{DD} = V_{CC} = +5V$, $V_{SS} = -5V$, $V_{REF}H = +2.5V$, and $V_{REF}L = -2.5V$, unless otherwise noted.

			DAC7631E		[DAC7631EI	З	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ACCURACY Linearity Error Differential Linearity Error Monotonicity, T _{MIN} to T _{MAX} Bipolar Zero Error Bipolar Zero Error Drift Full-Scale Error Full-Scale Error Drift Power Supply Rejection Ratio (PSRR)	At Full Scale	14	±3 ±2 ±1 5 ±1 5 10	±4 ±3 ±2 10 ±2 10 100	15	±2 ±1 * * *	±3 ±2 * * * *	LSB LSB Bits mV ppm/°C mV ppm/°C ppm/V
ANALOG OUTPUT Voltage Output Output Current Maximum Load Capacitance Short-Circuit Current Short-Circuit Duration	$V_{REF} = -2.5V, R_{L} = 10k\Omega, V_{SS} = -5V$ No Oscillation GND or V _{CC} or V _{SS}	V _{REF} L -1.25	500 -10, +30 Indefinite	V _{REF} H +1.25	* *	* * *	* *	V mA pF mA
REFERENCE INPUT Ref High Input Voltage Range Ref Low Input Voltage Range Ref High Input Current Ref Low Input Current		V _{REF} L + 1.25 -2.5	500 500	+2.5 V _{REF} H – 1.25	*	*	* *	V V μΑ
DYNAMIC PERFORMANCE Settling Time Digital Feedthrough Output Noise Voltage DAC Glitch	To ±0.003%, 5V Output Step f = 10kHz 7FFF _H to 8000 _H or 8000 _H to 7FFF _H		8 2 60 40	10		* * * *	*	µs nV-s nV/√Hz nV-s
DIGITAL INPUT V _{IH} V _{IL} I _{IH} I _{IL}		0.7 • V _{DD}		0.3 • V _{DD} ±10 ±10	*		* * *	V V μΑ μΑ
DIGITAL OUTPUT V _{OH} V _{OL}	I _{OH} = -0.8mA I _{OL} = 1.6mA	3.6	4.5 0.3	0.4	*	* *	*	V V
POWER SUPPLY V _{DD} V _{CC} Vss I _{CC} I _{DD} I _{SS} Power		+4.75 +4.75 -5.25 -0.6	+5.0 +5.0 -5.0 0.4 50 -0.5 4	+5.25 +5.25 -4.75 0.5 5.5	* *	* * * * * * *	* * * * *	V V mA μA mA mW
TEMPERATURE RANGE Specified Performance		-40		+85	*		*	°C

* Specifications same as DAC7631E.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



SPECIFICATIONS (Single Supply) At $T_A = T_{MIN}$ to T_{MAX} , $V_{DD} = V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REF}H = +2.5V$, and $V_{REF}L = 0V$, unless otherwise noted.

			DAC7631E		I	DAC7631E	В	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ACCURACY Linearity Error ⁽¹⁾ Differential Linearity Error Monotonicity, T _{MIN} to T _{MAX} Zero Scale Error Zero Scale Error Drift Full-Scale Error Full-Scale Error Drift Power Supply Rejection Ratio (PSRR)	At Full Scale	14	±3 ±2 ±1 5 ±1 5 10	±4 ±3 ±2 10 ±2 10 100	15	±2 ±1 * * *	±3 ±2 * * * *	LSB LSB mV ppm/°C mV ppm/°C ppm/V
ANALOG OUTPUT Voltage Output Output Current Maximum Load Capacitance Short-Circuit Current Short-Circuit Duration	$V_{REF}L = 0V, V_{SS} = 0V, R_L = 10k\Omega$ No Oscillation GND or V_{CC}	0 -1.25	500 ±30 Indefinite	V _{REF} H +1.25	*	* * *	* *	V mA pF mA
REFERENCE INPUT Ref High Input Voltage Range Ref Low Input Voltage Range Ref High Input Current Ref Low Input Current		V _{REF} L + 1.25 0	250 250	+2.5 V _{REF} H – 1.25	* *	*	*	V V μΑ μΑ
DYNAMIC PERFORMANCE Settling Time Digital Feedthrough Output Noise Voltage, f = 10kHz DAC Glitch	To $\pm 0.003\%$, 2.5V Output Step 7FFF _H to 8000 _H or 8000 _H to 7FFF _H		8 2 60 40	10		* * * *	*	µs nV-s nV/√Hz nV-s
DIGITAL INPUT V _{IH} V _{IL} I _{IH} I _{IL}		0.7 • V _{DD}		0.3 • V _{DD} ±10 ±10	*		* * *	ν ν μΑ μΑ
DIGITAL OUTPUT V _{OH} V _{OL}	I _{OH} = -0.8mA I _{OL} = 1.6mA	3.6	4.5 0.3	0.4	*	* *	*	V V
POWER SUPPLY V _{DD} V _{CC} V _{SS} I _{CC} I _{DD} Power		+4.75 +4.75 0	+5.0 +5.0 0 0.4 50 1.8	+5.25 +5.25 0 0.5 2.5	* * *	* * * * *	* * * * *	V V mA μA mW
TEMPERATURE RANGE Specified Performance		-40		+85	*		*	°C

NOTE: (1) If $V_{SS} = 0V$ specification applies at Code 0040_H and above due to possible negative zero-scale error.

* Specifications same as DAC7631E.

DAC7631

3

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

V _{DD} to V _{SS}	–0.3V to +11V
V _{DD} to GND	–0.3V to +5.5V
V _{REFL} to V _{SS}	–0.3V to $(V_{DD} - V_{SS})$
V _{DD} to V _{REFH}	–0.3V to $(V_{DD} - V_{SS})$
V _{REFH} to V _{REFL}	–0.3V to (V _{DD} – V _{SS})
Digital Input Voltage to GND	–0.3V to V _{DD} + 0.3V
Maximum Junction Temperature	+150°C
Operating Temperature Range	–40°C to +85°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Operating Temperature Range Storage Temperature Range	–40°C to +85°C –65°C to +150°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


PACKAGE/ORDERING INFORMATION

PRODUCT	MAXIMUM LINEARITY ERROR (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFICATION TEMPERATURE RANGE	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
DAC7631E " DAC7631EB	±4 " ±3	±3 = ±2	SSOP-20 " SSOP-20	334 " 334	-40°C to +85°C " -40°C to +85°C	DAC7631E DAC7631E/1K DAC7631EB DAC7631EB/1K	Rails Tape and Reel Rails Tape and Reel

NOTE : (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "DAC7631E/1K" will get a single 1000-piece Tape and Reel.



PIN CONFIGURATION




PIN DESCRIPTIONS


PIN	LABEL	DESCRIPTION
1	V _{REF} H	DAC Reference High Input
2	V _{REF} H Sense	DAC Reference Sense High Input
3	V _{REF} L	DAC Reference Low Input
4	V _{REF} L Sense	DAC Reference Sense Low Input
5	DGND	Digital Ground
6	V _{DD}	Logic Power Supply
7	SDO	Serial Data Output
8	SDI	Serial Data Input
9	CLK	Data Clock
10	CS	Chip Select, Active LOW.
11	LDAC	DAC Register Load Control, Rising Edge Triggered.
12	LOAD	DAC Input Register Load Control, Active LOW.
13	RST	Reset, Rising Edge. Depending on the state of RSTSEL, the DAC Register is set to either midscale or zero.
14	RSTSEL	Reset Select. Determines the action of RST. If HIGH, a RST command will set the DAC register to midscale. If low, a RST command will set the DAC register to zero.
15	NC	No Connection
16	V _{OUT}	DAC Voltage Output
17	V _{OUT} Sense	DAC Output Amplifier Inverting Input, Used to Close the Feedback Loop at the Load.
18	V _{SS}	Negative Power Supply
19	AGND	Analog Ground
20	V _{CC}	Positive Power Supply





TYPICAL PERFORMANCE CURVES: V_{SS} = 0V


At $T_A = +25^{\circ}C$, $V_{DD} = V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REFH} = +2.5V$, and $V_{REFL} = 0V$, representative unit, unless otherwise specified.




















TYPICAL PERFORMANCE CURVES: V_{SS} = 0V (Cont.)

At $T_A = +25^{\circ}C$, $V_{DD} = V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REFH} = +2.5V$, and $V_{REFL} = 0V$, representative unit, unless otherwise specified.










OUTPUT VOLTAGE vs SETTLING TIME (0V to +2.5V) Large-Signal Settling Time: 0.5V/div Small-Signal Settling Time: 4LSB/div


Time (2µs/div)




7


TYPICAL PERFORMANCE CURVES: V_{SS} = 0V (Cont.)

At $T_A = +25^{\circ}C$, $V_{DD} = V_{CC} = +5V$, $V_{SS} = 0V$, $V_{REFH} = +2.5V$, and $V_{REFL} = 0V$, representative unit, unless otherwise specified.






OUTPUT NOISE VOLTAGE vs FREQUENCY 1000 Noise (nV/[/]Hz) 100 10 1000000 10 100 1000 10000 100000 Frequency (Hz)



DAC7631

TYPICAL PERFORMANCE CURVES: $V_{SS} = -5V$

At $T_A = +25^{\circ}$ C, $V_{DD} = V_{CC} = +5$ V, $V_{SS} = -5$ V, $V_{REFH} = +2.5$ V, and $V_{REFL} = -2.5$ V, representative unit, unless otherwise specified.








DAC7631


TYPICAL PERFORMANCE CURVES: $V_{SS} = -5V$ (Cont.)


At $T_A = +25^{\circ}$ C, $V_{DD} = V_{CC} = +5$ V, $V_{SS} = -5$ V, $V_{REFH} = +2.5$ V, and $V_{REFL} = -2.5$ V, representative unit, unless otherwise specified.

















TYPICAL PERFORMANCE CURVES: $V_{SS} = -5V$ (Cont.)

At $T_A = +25^{\circ}C$, $V_{DD} = V_{CC} = +5V$, $V_{SS} = -5V$, $V_{REFH} = +2.5V$, and $V_{REFL} = -2.5V$, representative unit, unless otherwise specified.



THEORY OF OPERATION

The DAC7631 is a 16-bit voltage-output Digital-to-Analog Converter (DAC). The architecture is an R-2R ladder configuration with the three MSB's segmented, followed by an operational amplifier that serves as a buffer, as shown in Figure 1. The minimum voltage output (zero-scale) and maximum voltage output (full-scale) are set by external voltage references at $V_{REF}L$ and $V_{REF}H$, respectively.

The digital input is a 16-bit serial word representing the 16-bit DAC input code, sent MSB first. The DAC7631 can be powered from either a single +5V supply or a dual \pm 5V supply. The device offers a reset function which immediately sets the output voltage and DAC register to mid-scale code (8000H) or to zero-scale code (0000H). See Figures 2 and 3 for the basic operation of the DAC7631.




FIGURE 1. DAC7631 Architecture.




FIGURE 2. Basic Single-Supply Operation.




FIGURE 3. Basic Dual-Supply Operation.

ANALOG OUTPUTS

When $V_{SS} = -5V$ (dual supply operation), the output amplifier can swing to within 2.25V of the supply rails, guaranteed over the -40° C to $+85^{\circ}$ C temperature range. When $V_{SS} = 0V$ (single-supply operation), and with R_{LOAD} also connected to ground, the output can swing to ground. Care must also be taken when measuring the zero-scale error when $V_{SS} = 0V$. Since the output voltage cannot swing below ground, the output voltage may not change for the first few digital input codes (0000_{H} , 0001_{H} , 0002_{H} , etc.) if the output amplifier has a negative offset. At the negative limit of -2mV, the first specified output starts at code 0040_{H} .

Due to the high accuracy of these D/A converters, system design problems such as grounding and contact resistance become very important. A 16-bit converter with a 2.5V fullscale range has a 1LSB value of 38μ V. With a load current of 1mA, series wiring and connector resistance of only $40m\Omega$ (R_{W2}) will cause a voltage drop of 40μ V, as shown in Figure 4. To understand what this means in terms of a system layout, the resistivity of a typical 1 ounce copperclad printed circuit board is 1/2 m Ω per square. For a 1mA load, a 10 milli-inch wide printed circuit conductor 600 milli-inches long will result in a voltage drop of 30μ V.

The DAC7631 offers a force and sense output configuration for the high open-loop gain output amplifier. This feature allows the loop around the output amplifier to be closed at the load (as shown in Figure 4), thus ensuring an accurate output voltage.

REFERENCE INPUTS

The reference inputs, $V_{REF}L$ and $V_{REF}H$, can be any voltage between $V_{SS} + 2.5V$ and $V_{CC} - 2.5V$, provided that $V_{REF}H$ is at least 1.25V greater than $V_{REF}L$. The minimum output of each DAC is equal to $V_{REF}L$ plus a small offset voltage (essentially, the offset of the output op amp). The maximum output is equal to $V_{REF}H$ plus a similar offset voltage. Note that V_{SS} (the negative power supply) must either be connected to ground or must be in the range of -4.75V to -5.25V. The voltage on V_{SS} sets several bias points within the converter. If V_{SS} is not in one of these two configurations, the bias values may be in error and proper operation of the device is not guaranteed.



The current into the $V_{REF}H$ input and out of $V_{REF}L$ depends on the DAC output voltage, and can vary from a few microamps to approximately 0.3mA in dual supply or 0.15mA in single-supply operation. The reference input appears as a varying load to the reference. If the reference can sink or source the required current, a reference buffer is not required. The DAC7631 features a reference drive and sense connection such that the internal errors caused by the changing reference current and the circuit impedances can be minimized. Figures 5 through 13 show different reference configurations, and the effect on the linearity and differential linearity.

DIGITAL INTERFACE

Table I shows the basic control logic for the DAC7631. The interface consists of a serial clock input (CLK), serial data input (SDI), DAC input register load control signal ($\overline{\text{LOAD}}$), and DAC load control signal (LDAC). In addition, a chip select input ($\overline{\text{CS}}$) is provided to simplify device selection in systems with multiple devices. An asynchronous reset input (RST), triggered by a rising edge, is provided to force start-up conditions, periodic resets, or emergency resets to a known state. The action of RST can be selected using the reset select (RSTSEL) pin.

SERIAL DATA INPUT

B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	В0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

ĊS	RST	RSTSEL	LDAC	LOAD	INPUT REGISTER	DAC REGISTER	MODE
L	Н	Х	Х	L	Write	Hold	Write Input
н	Н	Х	↑ (Н	Hold	Write	Update
н	н	Х	Н	н	Hold	Hold	Hold
Х	↑	L	Х	Х	Reset to Zero	Reset to Zero	Reset to Zero
Х	↑	Н	Х	Х	Reset to Midscale	Reset to Midscale	Reset to Midscale

TABLE I. DAC7631 Logic Truth Table.




FIGURE 4. Analog Output Closed-loop Configuration. R_{W1} and R_{W2} represent wiring resistance.





FIGURE 5. Dual-supply Buffered References.










FIGURE 6. Single-supply Buffered Reference, $V_{REF}L = 50mV$.








FIGURE 8. Integral Linearity and Differential Linearity Error Curves for Figure 9.




FIGURE 9. Single-supply Buffered Reference, $V_{REF}L = +1.25V$, $V_{REF}H = -1.25V$.






FIGURE 10. Single-supply Buffered V_{REF}H.




FIGURE 11. Linearity and Differential Error Curves for Figure 10.




FIGURE 13. Linearity and Differential Error Curves for Figure 12.




FIGURE 12. Low cost Single-supply Configuration.

Data is shifted into the device through the SDI and CLK pins and arrives in a shift register. Once all 16 bits have been transferred, the $\overline{\text{LOAD}}$ pin, which is level-sensitive, should be brought low to latch the data into a buffer register called the DAC input register. To latch the new data into the DAC itself, the LDAC pin, which is edge-sensitive, must be brought high. When this is done, the DAC will assume the new value and the output voltage will change (provided that the new value is different from the old one). Note that settling time is measured from the time that the LDAC pin is brought high, since the device's output does not begin to change until then.

The DAC7631's double-buffering scheme allows the device to be updated through the serial interface without disturbing the voltage on the output pin. It also allows the user to use separate logic for driving the serial input and triggering






FIGURE 14. Daisy-chaining DAC7631.

DAC updates; i.e., the LDAC pin can be driven with a separate signal, such as a timing clock, which need not be directly related to the serial data timing. This makes it easy to synchronize DAC7631 updates with external events or with other DACs.

Note that \overline{CS} and CLK are combined with an OR gate, which controls the serial-to-parallel shift register. These two inputs are completely interchangeable. In addition, care must be taken with the state of CLK when \overline{CS} rises at the end of a serial transfer. If CLK is LOW when \overline{CS} rises, the OR gate will provide a rising edge to the shift register, shifting the internal data one additional bit. The result will be incorrect data and possible selection of the wrong input register(s). If both \overline{CS} and CLK are used, \overline{CS} should rise only when CLK is HIGH. If not, then either \overline{CS} or CLK can be used to operate the shift register. See Table II for more information.

CS ⁽¹⁾	CLK ⁽¹⁾	LOAD	RST	SERIAL SHIFT REGISTER				
H ⁽²⁾	X ⁽³⁾	Н	Н	No Change				
L(4)	L	Н	H H No Change					
L	个(5)	Н	H H Advanced Or					
↑	L	н	н	Advanced One Bit				
H ⁽⁶⁾	Х	L ⁽⁷⁾	н	No Change				
H ⁽⁶⁾	Х	н	(8)	No Change				

NOTES: (1) \overline{CS} and CLK are interchangeable. (2) H = Logic HIGH. (3) X = Don't Care. (4) L = Logic LOW (5) = Positive Logic Transition. (6) A HIGH value is suggested in order to avoid a "false clock" from advancing the shift register and changing the shift register. (7) If data is clocked into the serial register while LOAD is LOW, the DAC register will change. This will corrupt the data in each DAC register that has been erroneously selected. (8) Rising edge of RST causes no change in the contents of the serial shift register.

TABLE II. Serial Shift Register Truth Table.

SERIAL-DATA OUTPUT

The Serial-Data Output (SDO) is the internal shift register's output. For DAC7631, the SDO is a driven output and does not require an external pull-up. Any number of DAC7631's can be daisy chained by connecting the SDO pin of one device to the SDI pin of the following device in the chain, as shown in Figure 14.

DIGITAL TIMING

Figure 15 and Table III provide detailed timing for the digital interface of the DAC7631.

DIGITAL INPUT CODING

The DAC7631 input data is in Straight Binary format. The output voltage is given by Equation 1:

$$V_{OUT} = V_{REF}L + \frac{(V_{REF}H - V_{REF}L) \cdot N}{65,536}$$
 (1)

where N is the digital input code. This equation does not include the effects of offset (zero-scale) or gain (full-scale) errors.

DIGITALLY-PROGRAMMABLE CURRENT SOURCE

The DAC7631 offers a unique set of features that allows a wide range of flexibility in designing applications circuits such as programmable current sources. The DAC7631 offers both a differential reference input, as well as an open-loop configuration around the output amplifier. The open-loop configuration around the output amplifier allows a transistor to be placed within the loop to implement a digitally-programmable, unidirectional current source. The availability of a differential reference allows programmability for both the full-scale and zero-scale currents. The output current is calculated as:

$$I_{OUT} = \left(\left(\frac{V_{REF}H - V_{REF}L}{R_{SENSE}} \right) \bullet \left(\frac{N}{65,536} \right) \right) + \left(V_{REF}L / R_{SENSE} \right)$$
(2)






FIGURE 15. Digital Input and Output Timing.

SYMBOL	DESCRIPTION	MIN	МАХ	UNITS
t _{DS}	Data Valid to CLK Rising	10		ns
t _{DH}	Data Held Valid after CLK Rises	20		ns
t _{CH}	CLK HIGH	25		ns
t _{CL}	CLK LOW	25		ns
t _{CSS}	CS LOW to CLK Rising	15		ns
t _{CSH}	CLK HIGH to CS Rising	0		ns
t _{LD1}	LOAD HIGH to CLK Rising	10		ns
t _{LD2}	CLK Rising to LOAD LOW	30		ns
t _{LDRW}	LOAD LOW Time	30		ns
t _{LDDL}	LDAC LOW Time	100		ns
t _{LDDH}	LDAC HIGH Time	150		ns
t _{SDO}	SDO Propagation Delay	10	45	ns
t _{RSSS}	RESETSEL Valid to RESET HIGH	0		ns
t _{RSSH}	RESET HIGH to RESETSEL Not Valid	100		ns
t _{RSTL}	RESET LOW Time	10		ns
t _{RSTH}	RESET HIGH Time	10		ns
t _{LDDD}	LOAD LOW to LDAC Rising Time	40		ns
ts	Settling Time		10	μs

TABLE III. Timing Specifications (T_A = -40° C to $+85^{\circ}$ C).



Figure 16 shows a DAC7631 in a 4mA to 20mA current output configuration. The output current can be determined by Equation 3:

At full-scale, the output current is 16mA, plus the 4mA, for the zero current. At zero scale the output current is the offset current of $4mA (0.5V/125\Omega)$.

$$I_{OUT} = \left(\left(\frac{2.5V - 0.5V}{125\Omega} \right) \cdot \left(\frac{N}{65,536} \right) \right) + \left(\frac{0.5V}{125\Omega} \right) \quad (3)$$




FIGURE 16. 4-to-20mA Digitally Controlled Current Source (1/2 DAC7631).





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		J			(2)	(6)	(0)		(40)	
DAC7631E	ACTIVE	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7631E	Samples
DAC7631E/1K	ACTIVE	SSOP	DB	20	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7631E	Samples
DAC7631EB	ACTIVE	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7631E B	Samples
DAC7631EB/1K	ACTIVE	SSOP	DB	20	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7631E B	Samples
DAC7631EBG4	ACTIVE	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7631E B	Samples
DAC7631EG4	ACTIVE	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7631E	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7631E/1K	SSOP	DB	20	1000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
DAC7631EB/1K	SSOP	DB	20	1000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Dec-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC7631E/1K	SSOP	DB	20	1000	853.0	449.0	35.0
DAC7631EB/1K	SSOP	DB	20	1000	853.0	449.0	35.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated