



# DAC811



For most current data sheet and other product information, visit [www.burr-brown.com](http://www.burr-brown.com)

## Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- SINGLE INTEGRATED CIRCUIT CHIP
- MICROCOMPUTER INTERFACE:  
Double-Buffered Latch
- VOLTAGE OUTPUT:  $\pm 10V$ ,  $\pm 5V$ ,  $+10V$
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- $\pm 1/2LSB$  MAXIMUM NONLINEARITY OVER TEMPERATURE
- GUARANTEED SPECIFICATIONS AT  $\pm 12V$  AND  $\pm 15V$  SUPPLIES
- TTL/5V CMOS-COMPATIBLE LOGIC INPUTS

### DESCRIPTION


The DAC811 is a complete, single-chip integrated-circuit, microprocessor-compatible, 12-bit digital-to-analog converter. The chip combines a precision voltage reference, microcomputer interface logic, and double-buffered latch, in a 12-bit D/A converter with a voltage output amplifier. Fast current switches and a laser-trimmed thin-film resistor network provide a highly accurate and fast D/A converter.

Microcomputer interfacing is facilitated by a double-buffered latch. The input latch is divided into three 4-bit nibbles to permit interfacing to 4-, 8-, 12-, or 16-bit buses and to handle right-or left-justified data. The 12-bit data in the input latches is transferred to the D/A latch to hold the output value.

Input gating logic is designed so that loading the last nibble or byte of data can be accomplished simultaneously with the transfer of data (previously stored in adjacent latches) from adjacent input latches to the D/A latch. This feature avoids spurious analog output values while using an interface technique that saves computer instructions.

The DAC811 is laser trimmed at the wafer level and is specified to  $\pm 1/4LSB$  maximum linearity error (B and K grades) at  $25^{\circ}C$  and  $\pm 1/2LSB$  maximum over the temperature range. All grades are guaranteed monotonic over the specification temperature range.

The DAC811 is available in six performance grades and three package types. DAC811J and K are specified over the temperature ranges of  $0^{\circ}C$  to  $+70^{\circ}C$ ; DAC811A and B are specified over  $-25^{\circ}C$  to  $+85^{\circ}C$ ; DAC811J and K are packaged in a reliable 28-pin plastic DIP or plastic SO package, while DAC811A and B are available in a 28-pin 0.6" wide dual-inline hermetically sealed ceramic side-braced package (H package).



# SPECIFICATIONS

At  $T_A = +25^{\circ}\text{C}$ .  $\pm V_{CC} = 12\text{V}$  or  $15\text{V}$ , unless otherwise noted.

PARAMETER	DAC811AH, JP, JU			DAC811BH, KP, KU			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
<b>DIGITAL INPUT</b>							
Resolution			12			*	Bits
Codes <sup>(1)</sup>		USB, BOB			*		
Digital Inputs Over Temperature Range <sup>(2)</sup>							
$V_{IH}$	+2		+15	*		*	VDC
$V_{IL}$	0		+0.8	*		*	VDC
$I_{IH}$ , $V_I = +2.7\text{V}$			+10			*	$\mu\text{A}$
$I_{IL}$ , $V_I = +0.4\text{V}$			$\pm 20$			*	$\mu\text{A}$
Digital Interface Timing Over Temperature Range							
$t_{WP}$ , $\overline{\text{WR}}$ Pulse Width	50			*			ns
$t_{AW1}$ , $N_X$ and LDAC Valid to End of $\overline{\text{WR}}$	50			*			ns
$t_{DW}$ , Data Valid to End of $\overline{\text{WR}}$	80			*			ns
$t_{DH}$ , Data Valid Hold Time	0			*			ns
<b>ACCURACY</b>							
Linearity Error		$\pm 1/4$	$\pm 1/2$		$\pm 1/8$	$\pm 1/4$	LSB
Differential Linearity Error		$\pm 1/2$	$\pm 3/4$		$\pm 1/4$	$\pm 1/2$	LSB
Gain Error <sup>(3)</sup>		$\pm 0.1$	$\pm 0.2$		*	*	%
Offset Error <sup>(3, 4)</sup>		$\pm 0.05$	$\pm 0.15$		*	*	% of FSR <sup>(5)</sup>
Monotonicity		Guaranteed			*		
Power Supply Sensitivity: $+V_{CC}$		$\pm 0.001$	$\pm 0.003$		*	*	% of FSR/% $V_{CC}$
$-V_{CC}$		$\pm 0.002$	$\pm 0.006$		*	*	% of FSR/% $V_{CC}$
$V_{DD}$		$\pm 0.0005$	$\pm 0.0015$		*	*	% of FSR/% $V_{DD}$
<b>DRIFT</b> (Over Specification Temperature Range)							
Gain		$\pm 10$	$\pm 30$		$\pm 10$	$\pm 20$	ppm/ $^{\circ}\text{C}$
Unipolar Offset		$\pm 5$	$\pm 10$		$\pm 5$	$\pm 7$	ppm of FSR/ $^{\circ}\text{C}$
Bipolar Zero		$\pm 5$	$\pm 10$		$\pm 5$	$\pm 7$	ppm of FSR/ $^{\circ}\text{C}$
Linearity Error Over Temperature Range		$\pm 1/2$	$\pm 3/4$		$\pm 1/4$	$\pm 1/2$	LSB
Monotonicity Over Temperature Range		Guaranteed			*		
<b>SETTLING TIME</b> <sup>(6)</sup> (to within $\pm 0.01\%$ of FSR of Final Value; $2\text{k}\Omega$ load)							
For Full Scale Range Change, 20V Range		3	4		*	*	$\mu\text{s}$
10V Range		3	4		*	*	$\mu\text{s}$
For 1LSB Change at Major Carry <sup>(7)</sup>		1			*		$\mu\text{s}$
Slew Rate <sup>(6)</sup>	8	12		*	*		V/ $\mu\text{s}$
<b>ANALOG OUTPUT</b>							
Voltage Range ( $\pm V_{CC} = 15\text{V}$ ) <sup>(8)</sup> : Unipolar		0 to +10			*		V
Bipolar		$\pm 5$ , $\pm 10$			*		V
Output Current	$\pm 5$			*			mA
Output Impedance (at DC)		0.2			*		$\Omega$
Short Circuit to Common Duration		Indefinite			*		
<b>REFERENCE VOLTAGE</b>							
Voltage	+6.2	+6.3	+6.4	*	*	*	V
Source Current Available for External Loads	+2			*			mA
Temperature Coefficient		$\pm 10$	$\pm 30$		$\pm 10$	$\pm 20$	ppm/ $^{\circ}\text{C}$
Short Circuit to Common Duration		Indefinite			*		
<b>POWER SUPPLY REQUIREMENTS</b>							
Voltage: $+V_{CC}$	+11.4	+15	+16.5	*	*	*	VDC
$-V_{CC}$	-11.4	-15	-16.5	*	*	*	VDC
$V_{DD}$	+4.5	+5	+5.5	*	*	*	VDC
Current (no load): $+V_{CC}$		+16	+25		*	*	mA
$-V_{CC}$		-23	-35		*	*	mA
$V_{DD}$		+8	+15		*	*	mA
Potential at DCOM with Respect to ACOM <sup>(9)</sup>		$\pm 0.5$			*	*	V
Power Dissipation		625	800		*	*	mW
<b>TEMPERATURE RANGE</b>							
Specification: J, K	0		+70	*		*	$^{\circ}\text{C}$
A, B	-25		+85	*		*	$^{\circ}\text{C}$
R, S	-65		+150	*		*	$^{\circ}\text{C}$
Storage: J, K	-60		+100	*		*	$^{\circ}\text{C}$
A, B, R, S	-65		+150	*		*	$^{\circ}\text{C}$

\* Specification same as DAC811AH, JP, JU.

NOTES: (1) USB = unipolar straight binary; BOB = bipolar offset binary. (2) TTL, LSTTL and 54/74 HC compatible. (3) Adjustable to zero with external trim potentiometer. (4) Error at input code  $000_{16}$  for both unipolar and bipolar ranges. (5) FSR means full scale range and is 20V for the  $\pm 10\text{V}$  range. (6) Maximum represents the  $3\sigma$  limit. Not 100% tested for this parameter. (7) At the major carry,  $7\text{FF}_{16}$  to  $800_{16}$  and  $800_{16}$  to  $7\text{FF}_{16}$ . (8) Minimum supply voltage required for  $\pm 10\text{V}$  output swing is  $\pm 13.5\text{V}$ . Output swing for  $\pm 11.4\text{V}$  supplies is at least  $-8\text{V}$  to  $+8\text{V}$ . (9) The maximum voltage at which ACOM and DCOM may be separated without affecting accuracy specifications.

## PIN DESCRIPTIONS

PIN	NAME	FUNCTION
1	+V <sub>DD</sub>	Logic supply, +5V.
2	$\overline{WR}$	Write, command signal to load latches. Logic low loads latches.
3	$\overline{LDAC}$	Load D/A converter, enables $\overline{WR}$ to load the D/A latch. Logic low enables.
4	$\overline{N_A}$	Nibble A, enables $\overline{WR}$ to load input latch A (the most significant nibble). Logic low enables.
5	$\overline{N_B}$	Nibble B, enables $\overline{WR}$ to load input latch B. Logic low enables.
6	$\overline{N_C}$	Nibble C, enables $\overline{WR}$ to load input latch C (the least significant nibble). Logic low enables.
7	D <sub>11</sub>	Data bit 12, MSB, positive true.
8	D <sub>10</sub>	Data bit 11.
9	D <sub>9</sub>	Data bit 10.
10	D <sub>8</sub>	Data bit 9.
11	D <sub>7</sub>	Data bit 8.
12	D <sub>6</sub>	Data bit 7.
13	D <sub>5</sub>	Data bit 6.
14	D <sub>4</sub>	Data bit 5.
15	DCOM	Digital common, V <sub>DD</sub> supply return.
16	D <sub>0</sub>	Data bit 1, LSB.
17	D <sub>1</sub>	Data bit 2.
18	D <sub>2</sub>	Data bit 3.
19	D <sub>3</sub>	Data bit 4.
20	+V <sub>CC</sub>	Analog supply input, +15V or +12V.
21	-V <sub>CC</sub>	Analog supply input, -15V or -12V.
22	Gain Adj	To externally adjust gain.
23	ACOM	Analog common, $\pm V_{CC}$ supply return.
24	V <sub>OUT</sub>	D/A converter voltage output.
25	10V Range	Connect to pin 24 for 10V range.
26	SJ	Summing junction of output amplifier.
27	BPO	Bipolar offset. Connect to pin 26 for bipolar operation.
28	Ref Out	6.3V reference output.

## ABSOLUTE MAXIMUM RATINGS

+V <sub>CC</sub> .....	0 to +18V
-V <sub>CC</sub> to ACOM .....	0 to -18V
V <sub>DD</sub> to DCOM .....	0 to +7V
V <sub>DD</sub> to ACOM .....	$\pm 7V$
ACOM to DCOM .....	$\pm 7V$
Digital Inputs (Pins 2-14, 16-19) to DCOM .....	-0.4V to +18V
External Voltage Applied to 10V Range Resistor .....	$\pm 12V$
Ref Out .....	Indefinite Short to ACOM
External Voltage Applied to DAC Output .....	-5V to +5V
Power Dissipation .....	1000mW
Lead Temperature (soldering, 10s) .....	+300°C
Max Junction Temperature .....	+165°C
Thermal Resistance, $\theta_{JA}$ : Plastic DIP and SOIC .....	100°C/W
Ceramic DIP .....	65°C/W

NOTE: Stresses above those listed above may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



## PACKAGE/ORDERING INFORMATION

PRODUCT	MINIMUM RELATIVE ACCURACY (LSB)	DIFFERENTIAL LINEARITY (LSB)	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFICATION TEMPERATURE RANGE	ORDERING NUMBER <sup>(1)</sup>	TRANSPORT MEDIA
DAC811AH	$\pm 1/2$ LSB	3/4	CERDIP-28	149	-25°C to +85°C	DAC811AH	Rails
DAC811JP	$\pm 1/2$ LSB	3/4	DIP-28	215	0°C to +70°C	DAC811JP	Rails
DAC811JU	$\pm 1/2$ LSB	3/4	SO-28	217	0°C to +70°C	DAC811JU	Rails
"	"	"	"	"	"	DAC811JU/1K	Tape and Reel
DAC811KP	$\pm 1/4$ LSB	1/2	DIP-28	215	0°C to +70°C	DAC811KP	Rails
DAC811KU	$\pm 1/4$ LSB	1/2	SO-28	217	0°C to +70°C	DAC811KU	Rails

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "DAC811JU/1K" will get a single 1000-piece Tape and Reel.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## TIMING DIAGRAMS



## DISCUSSION OF SPECIFICATIONS

### INPUT CODES

The DAC811 accepts positive-true binary input codes. DAC811 may be connected by the user for any one of the following codes: USB (unipolar straight binary), BOB (bipolar offset binary) or, using an external inverter on the MSB line, BTC (binary two's complement). See Table I.

DIGITAL INPUT		ANALOG OUTPUT		
MSB	LSB	USB Unipolar Straight Binary	BOB Bipolar Offset Binary	BTC <sup>(1)</sup> Binary Two's Complement
111111111111	111111111111	+ Full Scale	+ Full Scale	–1LSB
100000000000	100000000000	+ 1/2 Full Scale	Zero	– Full Scale
011111111111	011111111111	+ 1/2 Full Scale – 1LSB	–1LSB	+ Full Scale
000000000000	000000000000	Zero	– Full Scale	Zero

NOTE: (1) Invert MSB of the BOB code with external inverter to obtain BTC code.

TABLE I. Digital Input Codes.

### LINEARITY ERROR

Linearity error as used in D/A converter specifications by Burr-Brown is the deviation of the analog output from a straight line drawn between the end points (inputs all 1s and all 0s). The DAC811 linearity error is specified at  $\pm 1/4\text{LSB}$  (max) at  $+25^\circ\text{C}$  for B and K grades, and  $\pm 1/2\text{LSB}$  (max) for A and J grades.

### DIFFERENTIAL LINEARITY ERROR

Differential linearity error (DLE) is the deviation from a 1LSB output change from one adjacent state to the next. A DLE specification of  $1/2\text{LSB}$  means that the output step size can range from  $1/2\text{LSB}$  to  $3/2\text{LSB}$  when the input changes from one state to the next. Monotonicity requires that DLE be less than 1LSB over the temperature range of interest.

### MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital inputs. All grades of DAC811 are monotonic over their specification temperature range.

### DRIFT

Gain drift is a measure of the change in the full scale range (FSR) output over the specification temperature range. Drift is expressed in parts per million per degree centigrade ( $\text{ppm}/^\circ\text{C}$ ). Gain drift is established by testing the full scale range value (e.g.,  $+\text{FS}$  minus  $-\text{FS}$ ) at high temperature,  $+25^\circ\text{C}$ , and low temperature, calculating the error with respect to the  $+25^\circ\text{C}$  value, and dividing by the temperature change.

Unipolar offset drift is a measure of the change in output with all 0s on the input over the specification temperature range. Offset is measured at high temperature,  $+25^\circ\text{C}$ , and low temperature. The offset drift is the maximum change in offset referred to the  $+25^\circ\text{C}$  value, divided by the temperature change. It is expressed in parts per million of full scale range per degree centigrade ( $\text{ppm}$  of  $\text{FSR}/^\circ\text{C}$ ).

Bipolar zero drift is measured at a digital input of  $800_{16}$ , the code that gives zero volts output for bipolar operation.

### SETTLING TIME

Settling time is the total time (including slew time) for the output to settle within an error band around its final value after a change in input. Three settling times are specified to  $\pm 0.01\%$  of full scale range (FSR): two for maximum full scale range changes of 20V and 10V, and one for a 1LSB change. The 1LSB change is measured at the major carry ( $7\text{FF}_{16}$  to  $800_{16}$  and  $800_{16}$  to  $7\text{FF}_{16}$ ), the input transition at which worst-case settling time occurs.

### REFERENCE SUPPLY

DAC811 contains an on-chip 6.3V reference. This voltage (pin 28) has a tolerance of  $\pm 0.1\text{V}$ . The reference output may be used to drive external loads, sourcing at least 2mA. This current should be constant for best performance of the D/A converter.

### POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR output change per percent of change in either the positive, negative, or logic supply voltages about the nominal voltages. Figure 1 shows typical power supply rejection versus power supply ripple frequency.




FIGURE 1. Power Supply Rejection vs Power Supply Ripple Frequency.

## OPERATION

DAC811 is a complete single IC chip 12-bit D/A converter. The chip contains a 12-bit D/A converter, voltage reference, output amplifier, and microcomputer-compatible input logic as shown in Figure 2.

### INTERFACE LOGIC

Input latches A, B, and C hold data temporarily while a complete 12-bit word is assembled before loading into the D/A register. This double-buffered organization prevents the generation of spurious analog output values. Each register is independently addressable.

These input latches are controlled by  $\overline{N_A}$ ,  $\overline{N_B}$ ,  $\overline{N_C}$ , and  $\overline{WR}$ .  $\overline{N_A}$ ,  $\overline{N_B}$ , and  $\overline{N_C}$  are internally NORed with  $\overline{WR}$  so that the input latches transmit data when both  $\overline{N_A}$  (or  $\overline{N_B}$ ,  $\overline{N_C}$ ) and  $\overline{WR}$  are at logic 0. When either  $\overline{N_A}$ , ( $\overline{N_B}$ ,  $\overline{N_C}$ ) or  $\overline{WR}$  go to logic 1, the input data is latched into the input registers and held until both  $\overline{N_A}$  (or  $\overline{N_B}$ ,  $\overline{N_C}$ ) and  $\overline{WR}$  go to logic 0.

The D/A latch is controlled by  $\overline{LDAC}$  and  $\overline{WR}$ .  $\overline{LDAC}$  and  $\overline{WR}$  are internally NORed so that the latches transmit data to the D/A switches when both  $\overline{LDAC}$  and  $\overline{WR}$  are at logic 0. When either  $\overline{LDAC}$  or  $\overline{WR}$  are at logic 1, the data is latched in the D/A latch and held until  $\overline{LDAC}$  and  $\overline{WR}$  go to logic 0.

All latches are level-triggered. Data present when the control signals are logic 0 will enter the latch. When any one of the control signals returns to logic 1, the data is latched. Table II is a truth table for all latches.

$\overline{WR}$	$\overline{N_A}$	$\overline{N_B}$	$\overline{N_C}$	$\overline{LDAC}$	OPERATION
1	X	X	X	X	No operation
0	0	1	1	1	Enables input latch 4MSBs
0	1	0	1	1	Enables input latch 4 middle bits
0	1	1	0	1	Enables input latch 4LSBs
0	1	1	1	0	Loads D/A latch from input latches
0	0	0	0	0	Makes all latches transparent

"X" = Don't care.

TABLE II. DAC813 Interface Logic Truth Table.

### GAIN AND OFFSET ADJUSTMENTS

Figures 3 and 4 illustrate the relationship of offset and gain adjustments to unipolar and bipolar D/A converter output.

### OFFSET ADJUSTMENT

For unipolar (USB) configurations, apply the digital input code that should produce zero voltage output, and adjust the offset potentiometer for zero output. For bipolar (BOB, BTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the offset potentiometer for minus full scale voltage. Example: If the full scale range is connected for 20V, the maximum negative output voltage is -10V. See Table III for corresponding codes.




FIGURE 2. DAC811 Block Diagram.




FIGURE 3. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.




FIGURE 4. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

DIGITAL INPUT	ANALOG OUTPUT		
	0 to +10V	±5V	±10V
MSB ↓			
111111111111	+9.9976V	+4.9976V	+9.9951V
100000000000	+5V	0V	0V
011111111111	+4.9976V	-0.0024V	-0.0049V
000000000000	0V	-5V	-10V
LSB	2.4mV	2.44mV	4.88mV

TABLE III. Digital Input/Analog Output.

### GAIN ADJUSTMENT

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the gain potentiometer for this positive full scale voltage. See Table III for positive full scale voltages.

### ±12V OPERATION

The DAC811 is fully specified for operation on ±12V power supplies. However, in order for the output to swing to ±10V, the power supplies must be ±13.5V or greater. When operating with ±12VB supplies, the output swing should be restricted to ±8V in order to meet specifications.

### LOGIC INPUT COMPATIBILITY

The DAC811 digital inputs are TTL, LSTTL, and 54/74HC CMOS-compatible over the operating range of  $V_{DD}$ . The input switching threshold remains at the TLL threshold over the supply range.

The logic input current over temperature is low enough to permit driving the DAC811 directly from the outputs of 4000B and 54/74C CMOS devices.

Resistors of 47Ω should be placed in series with D0 through D11,  $\overline{WR}$ ,  $\overline{N_A}$ ,  $\overline{N_B}$ ,  $\overline{N_C}$  and  $\overline{LDAC}$  if edges are <10ns or if the logic input is driven below ground by undershoot.

## INSTALLATION

### POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in Figure 5.

These capacitors (1μF tantalum recommended) should be located close to the DAC811.




FIGURE 5. Power Supply, Gain, and Offset Potentiometer Connections.



DAC811 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. The analog common (pin 23) and digital common (pin 15) should be connected together at one point. Separate returns minimize current flow in low level signal paths if properly connected. Logic return currents are not added into the analog signal return path. A  $\pm 0.5V$  difference between ACOM and DCOM is permitted for specified operation. High frequency noise on DCOM with respect to ACOM may permit noise to be coupled through to the analog output; therefore, some caution is required in applying these common connections.

The Analog Common is the high quality return for the D/A converter and should be connected directly to the analog reference point of the system. The load driven by the output amplifier should be returned to the Analog Common.

### EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and Gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 5. TCR of the potentiometers should be 100ppm/°C or less. The  $1M\Omega$  and  $3.9M\Omega$  resistors (20% carbon or better) should be located close to the DAC811 to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 6, may be substituted in each case. The Gain Adjust (pin 22) is a high impedance point and a  $0.001\mu F$  to  $0.01\mu F$  ceramic capacitor should be connected from this pin to Analog Common to reduce noise pickup in all applications, including those not employing external gain adjustment. Excessive capacitance on the Gain Adjust or Offset Adjust pin may affect slew rate and settling time.




FIGURE 6. Equivalent Resistances.

### OUTPUT RANGE CONNECTIONS

Internal scaling resistors provided in the DAC811 may be connected to produce bipolar output voltage ranges of  $\pm 10V$  and  $\pm 5V$  or a unipolar output voltage range of 0 to  $+10V$ . The 20V range ( $\pm 10V$  bipolar range) is internally connected. Refer to Figure 7. Connections for the output ranges are listed in Table IV.




FIGURE 7. Output Amplifier Voltage Range Scaling Circuit.

OUTPUT RANGE	DIGITAL INPUT CODES	CONNECT PIN 25 TO	CONNECT PIN 27 TO
0 to $+10V$	USB	24	23
$\pm 5$	BOB or BTC	24	26
$\pm 10V$	BOB or BTC	NC	26

TABLE IV. Output Range Connections.

## APPLICATIONS

### MICROCOMPUTER BUS INTERFACING

The DAC811 interface logic allows easy interface to microcomputer bus structures. The control signal  $\overline{WR}$  is derived from external device select logic and the I/O Write or Memory Write (depending upon the system design) signals from the microcomputer.

The latch enable lines  $\overline{N_A}$ ,  $\overline{N_B}$ ,  $\overline{N_C}$  and  $\overline{LDAC}$  determine which of the latches are enabled. It is permissible to enable two or more latches simultaneously, as shown in some of the following examples.

The double-buffered latch permits data to be loaded into the input latches of several DAC811s and later strobed into the D/A latch of all D/As, simultaneously updating all analog outputs. All the interface schemes shown below use a base address decoder. If blocks of memory are used, the base address decoder can be simplified or eliminated altogether. For instance, if half the memory space is unused, address line A15 of the microcomputer can be used as the chip select control.

### 4-BIT INTERFACE

An interface to a 4-bit microcomputer is shown in Figure 8. Each DAC811 occupies four address locations. A 74LS139 provides the two-to-four decoder and selects it with the base address. Memory Write ( $\overline{WR}$ ) of the microcomputer is connected directly to the  $\overline{WR}$  pin of the DAC811. An 8205 decoder is an alternative to the 74LS139.

## 8-BIT INTERFACE

The control logic of DAC811 permits interfacing to right-justified data formats, as illustrated in Figure 9. When a 12-bit D/A converter is loaded from an 8-bit bus, two bytes of data are required. Figures 10 and 11 show an addressing scheme for right-justified and left-justified data respectively. The base address is decoded from the high-order address bits.  $A_0$  and  $A_1$  address the appropriate latches. Note that adjacent addresses are used. For the right-justified case,  $X10_{16}$  loads the 8LSBs, and  $X01_{16}$  loads the 4MSBs and simultaneously transfers input latch data to the D/A latch. Addresses  $X00_{16}$  and  $X11_{16}$  are not used.

Left-justified data is handled in a similar manner, shown in Figure 11. The DAC811 still occupies two adjacent locations in the microcomputer's memory map.




FIGURE 8. Addressing and Control for 4-Bit Microcomputer Interface.




FIGURE 9. 12-Bit Data Format for 8-Bit Systems.




FIGURE 10. Right-Justified Data Bus Interface.




FIGURE 11. Left-Justified Data Bus Interface.



## INTERFACING MULTIPLE DAC811s IN 8-BIT SYSTEMS

Many applications, such as automatic test systems, require that the outputs of several D/A converters be updated simultaneously. The interface shown in Figure 12 uses a 74LS138 decoder to decode a set of eight adjacent addresses, to load the input latches of four DAC811s. The example shows a right-justified data format.

A ninth address using  $A_3$  causes all DAC811s to be updated simultaneously. If a particular DAC811 is always loaded last—for instance, D/A #4— $A_3$  is not needed, thus saving

eight address spaces for other uses. Incorporate  $A_3$  into the base address decoder, remove the inverter, connect the common  $\overline{\text{LDAC}}$  line to  $\overline{N_C}$  of D/A #4, and connect D1 of the 74LS138 to +5V.

## 12- AND 16-BIT MICROCOMPUTER INTERFACE

For this application, the input latch enable lines,  $\overline{N_A}$ ,  $\overline{N_B}$  and  $\overline{N_C}$ , are tied low, causing the latches to be transparent. The D/A latch, and therefore DAC811, is selected by the address decoder and strobed by  $\overline{\text{WR}}$ .




FIGURE 12. Interfacing Multiple DAC811s to an 8-Bit Bus.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC811BH	ACTIVE	CDIP SB	JD	28	1	RoHS & Green	AU	N / A for Pkg Type	-25 to 85	DAC811BH	<a href="#">Samples</a>
DAC811JU	ACTIVE	SOIC	DW	28	20	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	DAC811JU	<a href="#">Samples</a>
DAC811JU/1K	ACTIVE	SOIC	DW	28	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	DAC811JU	<a href="#">Samples</a>
DAC811JUG4	ACTIVE	SOIC	DW	28	20	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	DAC811JU	<a href="#">Samples</a>
DAC811KU	ACTIVE	SOIC	DW	28	20	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	DAC811KU	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**TAPE AND REEL INFORMATION**

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC811JU/1K	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC811JU/1K	SOIC	DW	28	1000	367.0	367.0	55.0

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, Texas Instruments Incorporated