具有集成输入和输出反极性保护功能的 **TPS2662x 60V 800mA** 工业电子保险丝

1 特性

- 工作电压为 4.5V 至 60V，
  绝对最大值为 62V
- 集成反向输入极性保护，低至 –60V
- 集成反向输出极性保护，低至 –(60 – V_{IN})（仅限 TPS26624 和 TPS26625）
- 总 RON 为 478mΩ 的集成背对背 MOSFET
- 25mA 至 880mA 可调节电流限制
  （880mA 时精度为 ±5%）
- 使用最少的外部组件在浪涌期间提供负载保护 (IEC 61000-4-5)
- 符合 IEC 61000-4-4 标准的电气快速瞬变抗扰度
- 快速反向电流阻断响应 (0.3µs)
- 可调节 UVLO、OVP 切断、
  输出压摆率控制，用于浪涌电流限制
- 38V 固定过压钳位
  （仅限 TPS26622 和 TPS26623）
- 低静态电流，工作时为 340µA，
  关断时为 12µA
- 小尺寸 - 10L (3mm × 3mm) VSON
- 通过 UL 2367 认证
  – 文件编号169910
  – R_{ILIM} ≥ 7.5kΩ （最大电流为 0.91A）
- 通过 IEC 62368-1 认证

2 应用

- PLC I/O 模块
- 交流和伺服驱动器
- 传感器和控制
- 恒温器
- PoE 高侧保护

3 说明

TPS2662x 系列高电压电子保险丝，设计紧凑，功能丰富，且具有一整套保护功能 特性。4.5V 至 60V 的宽电源输入范围可实现对众多常用直流总线电压的控制。该器件可以承受并保护由高达 ±60V 的正负电源供电的负载。TPS26624 和 TPS26625 器件支持输入和输出反极性保护功能。集成的背对背 FET 可提供反向电流阻断功能，因此该器件适用于在电源故障和欠压条件下要求保持输出电压的系统。该器件还具备许多可调功能，可提供负载、电源和器件保护 功能 包括过流保护、输出转换率和过压保护以及欠压保护。TPS2662x 系列内部可靠的保护控制模块以及高额定电压有助于简化针对浪涌保护的系统设计。

TPS26620、TPS26622 和 TPS26624 具有闭锁功能，TPS26621、TPS26623 和 TPS26625 具有自动重试功能，用于应对过热和过流故障事件。

这些器件采用 3mm × 3mm 10 引脚 SON 封装，额定工作温度范围为 –40°C 至 +125°C。

器件信息[(1)]

| 器件型号	封装	封装尺寸（标称值）
TPS26620 TPS26621 TPS26622 TPS26623 TPS26624 TPS26625	SON (10)	3.00mm × 3.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化原理图

–60V 电源时的反向输入极性保护

目录

4 修订历史记录

Changes from Revision D (February 2019) to Revision E **Page**

- 已更改 将特性部分中的"UL 2367 认证正在处理中"更改为"通过 UL 2367 认证"和"通过 IEC 62368-1 认证" 1
- Replaced TPS26623 with TPS26624 for Pin No. 4 $\overline{\text{SHDN}}$ in the *Pin Functions* table 4
- Added UVLO Recovery Time in the *Timing Requirements* table in the Specifications section 6
- Changed Input voltage range MAX from 60 V to 62 V in tne *Absolute Maximum Ratings* table in the Specifications section 6
- Changed Input voltage MAX from 57 V to 60 V in the *Recommended Operating Conditions* table in the Specifications section 6
- Updated the Parameter Measurement Information graph to explain the UVLO_t_{REC} 15
- Updated the *Feature Description* Undervoltage Lockout (UVLO) section to explain the UVLO_t_{REC} timer 18
- Removed UVLO from the Overload Protection section 22

Changes from Revision C (July 2018) to Revision D **Page**

- Changed SHDN pin voltage MAX from 4 V to 6 V in the *Recommended Operating Conditions* table in the Specifications section 6

Changes from Revision B (April 2018) to Revision C **Page**

- 已更改 将状态从"预告信息"更改成了"生产数据" 1

Changes from Revision A (March 2018) to Revision B **Page**

- Changed Repinse to Response in the *Device Comparison* table header 4

Changes from Original (October 2017) to Revision A   **Page**

5 Device Comparison Table

PART NUMBER	OVERVOLTAGE PROTECTION	OVERLOAD and THERMAL FAULT RESPONSE	REVERSE POLARITY PROTECTION
TPS26620	Overvoltage cut-off, adjustable	Latch Off	Input side
TPS26621	Overvoltage cut-off, adjustable	Auto-Retry	Input side
TPS26622	Overvoltage clamp, fixed (38 V)	Latch Off	Input side
TPS26623	Overvoltage clamp, fixed (38 V)	Auto-Retry	Input side
TPS26624	Overvoltage cut-off, adjustable	Latch Off	Input and Output side
TPS26625	Overvoltage cut-off, adjustable	Auto-Retry	Input and Output side

6 Pin Configuration and Functions

DRC Package
10-Pin VSON
Top View

Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	IN	Power	Input supply voltage.
2	UVLO	I	Resistor programmable undervoltage lockout threshold setting input. An undervoltage event will open the internal FET. If the Undervoltage Lock Out function is not needed, the UVLO terminal must be connected to the IN terminal with atleast 1 MΩ resistor. UVLO pin is 5 V rated and this resistor limits the UVLO pin current to < 60 µA
3	OVP	I	Resistor programmable overvoltage protection threshold. An overvoltage event will open internal FET. In TPS26620, TPS26621, TPS26624, TPS26625 devices if over voltage protection feature is not to be used then connect OVP terminal to RTN. For overvoltage clamp response (TPS26622 and TPS26623 Only) connect OVP to RTN externally.
4	$\overline{\text{SHDN}}$	I	Shutdown PIN. Pulling it low makes the device to enter into low power shutdown mode. Cycling $\overline{\text{SHDN}}$ low and then back high resets the device that has latched off (TPS26620, TPS26622, TPS26624 only) due to a fault condition.
5	RTN	–	Reference ground for all internal voltages.
6	GND	–	System Ground.
7	ILIM	I/O	A resistor from this pin to RTN sets the overload and short-circuit current limit. See the Overload and Short Circuit Protection section.
8	dVdT	I/O	A capacitor from this pin to RTN sets output voltage slew rate. See the Hot Plug-In and In-Rush Current Control section.
9	$\overline{\text{FLT}}$	O	Fault event indicator. It is an open drain output. If unused, leave floating.
10	OUT	Power	Output Voltage.

Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NO.	NAME		
–	PowerPad™	–	Connect PowerPad to RTN plane for heat sinking. Do not use PowerPad as the only electrical connection to RTN.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range, all voltages referred to GND (unless otherwise noted)[1]

		MIN	MAX	UNIT
Input voltage range	IN, IN–OUT	−60	62	V
	OUT (TPS26624 and TPS26625 Only)	−(60–V_{IN})	62	
	IN, IN–OUT (10 ms transient), T_A = 25 ℃	−70	70	
	[IN, OUT, $\overline{FLT}$, $\overline{SHDN}$] to RTN	−0.3	62	
	[UVLO, OVP, dVdT, ILIM] to RTN	−0.3	5	
	RTN	−60	0.3	
Sink current	$I_{\overline{FLT}}$, I_{dVdT}, $I_{\overline{SHDN}}$		10	mA
Source current	I_{dVdT}, I_{ILIM}	Internally limited		
Operating junction temperature	T_J	−40	150	℃
Transient junction temperature		−65	$T_{(TSD)}$	℃
Storage temperature	T_{stg}	−65	150	℃

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[1]	±1500	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins[2]	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
IN	Input voltage	4.5		60	V
OUT, $\overline{FLT}$	Input voltage	0		60	V
UVLO, OVP, dVdT, ILIM	Input voltage	0		4	V
$\overline{SHDN}$	Input voltage	0		6	V
ILIM	Resistance	7.5		267	kΩ
IN, OUT	External capacitance	0.1			µF
dVdT		6.8			nF
T_j	Operating junction temperature	−40	25	125	℃

7.4 Thermal Information

THERMAL METRIC[1]		TPS2662	UNIT
		DRC (VSON)	
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	44.8	℃/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	39.5	℃/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Thermal Information (continued)

THERMAL METRIC[1]		TPS2662 DRC (VSON) 10 PINS	UNIT
$R_{\theta JB}$	Junction-to-board thermal resistance	20.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	20.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.4	°C/W

7.5 Electrical Characteristics

−40°C ≤ T_A = T_J ≤ +125°C, $V_{(IN)}$ = 24 V, $V_{(\overline{SHDN})}$ = 2 V, $R_{(ILIM)}$ = 267 kΩ, $\overline{FLT}$ = OPEN, $C_{(OUT)}$ = 1 µF, $C_{(dVdT)}$ = OPEN. (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE						
$V_{(IN)}$	Operating input voltage		4.5		60	V
$V_{(PORR)}$	Internal POR threshold, rising		3.54	3.73	4.2	V
$V_{(PORHys)}$	Internal POR hysteresis			110		mV
$IQ_{(ON)}$	Supply current	Enabled: $V_{(\overline{SHDN})}$ = 2 V		343	482	µA
$IQ_{(OFF)}$		$V_{(\overline{SHDN})}$ = 0 V		11.5	25	µA
$I_{(VINR)}$	Reverse Input supply current	$V_{(IN)}$ = − 24 V, $V_{(OUT)}$ = 0 V		50	130	µA
$V_{(OVC)}$	Over voltage clamp	$V_{(IN)}$ > 40 V, ILOAD = 10 mA,TPS26622, TPS26623 Only	36	37.5	40	V
UNDERVOLTAGE LOCKOUT (UVLO) INPUT						
$V_{(UVLOR)}$	UVLO threshold voltage, rising		1.18	1.2	1.23	V
$V_{(UVLOF)}$	UVLO threshold, Falling		1.09	1.1	1.135	V
$I_{(UVLO)}$	UVLO Input Leakage Current	0 V ≤ $V_{(UVLO)}$ ≤ 3.5 V	−100	0	100	nA
$I_{(UVLO)}$	UVLO Input Leakage Current	$V_{(UVLO)}$ = 5 V		18.8	38	µA
OVER VOLTAGE PROTECTION (OVP) INPUT						
$V_{(OVPR)}$	Overvoltage threshold voltage, rising		1.18	1.2	1.23	V
$V_{(OVPF)}$	Overvoltage threshold, falling		1.09	1.12	1.135	V
$I_{(OVP)}$	OVP Input Leakage Current	0 V ≤ $V_{(OVP)}$ ≤ 5 V	−100	0	100	nA
OVP$_{MAX}$	Maximum external OVP setting	TPS26620, TPS26621, TPS26624 and TPS26625 only			57	V
LOW IQ SHUTDOWN ($\overline{SHDN}$) INPUT						
$V_{(\overline{SHDN})}$	Output voltage	$I_{(\overline{SHDN})}$ = 0.1 µA	2.39	2.781	3.1	V
$V_{(SHUTF)}$	$\overline{SHDN}$ Threshold Voltage for Low IQ Shutdown, Falling		0.9			V
$V_{(SHUTR)}$	$\overline{SHDN}$ Threshold, rising				1.8	V
$I_{(\overline{SHDN})}$	Input current	$V_{(\overline{SHDN})}$ = 0.4 V	−10	−2.4		µA
OUTPUT RAMP CONTROL (dVdT)						
$I_{(dVdT)}$	dVdT Charging Current	$V_{(dVdT)}$ = 0V	1.68	1.98	2.33	µA
$R_{(dVdT)}$	dVdT Discharging Resistance	$V_{(\overline{SHDN})}$ = 0 V, with $I_{(dVdT)}$ = 10mA sinking		13.1	22	Ω
$V_{(dVdTmax)}$	dVdT Max Capacitor Voltage		4	4.34	4.75	V
GAIN$_{(dVdT)}$	dVdT to OUT Gain	$V_{(OUT)}$ /$V_{(dVdT)}$	23.9	24.6	25.2	V/V
CURRENT LIMIT PROGRAMMING (ILIM)						
$V_{(ILIM)}$	ILIM bias voltage			1		V

Electrical Characteristics (continued)

−40°C ≤ T$_A$ = T$_J$ ≤ +125°C, V$_{(IN)}$ = 24 V, V$_{(\overline{SHDN})}$ = 2 V, R$_{(ILIM)}$ = 267 kΩ, $\overline{FLT}$ = OPEN, C$_{(OUT)}$ = 1 µF, C$_{(dVdT)}$ = OPEN. (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I$_{(OL)}$	Overload Current Limit	R$_{(ILIM)}$ = 267 kΩ, V$_{(IN)}$ − V$_{(OUT)}$ = 1 V	0.02	0.025	0.032	A
		R$_{(ILIM)}$ = 44.2 kΩ, V$_{(IN)}$ − V$_{(OUT)}$ = 1 V	0.145	0.152	0.159	
		R$_{(ILIM)}$ = 26.7 kΩ, V$_{(IN)}$ − V$_{(OUT)}$ = 1 V	0.237	0.25	0.257	
		R$_{(ILIM)}$ = 13.3 kΩ, V$_{(IN)}$ − V$_{(OUT)}$ = 1 V	0.47	0.5	0.52	
		R$_{(ILIM)}$ = 8.25 kΩ, V$_{(IN)}$ − V$_{(OUT)}$ = 1 V	0.757	0.8	0.827	
		R$_{(ILIM)}$ = 7.5 kΩ, V$_{(IN)}$ − V$_{(OUT)}$= 1 V	0.83	0.88	0.91	
I$_{(OL\_R-OPEN)}$		R$_{(ILIM)}$= OPEN, Open Resistor Current Limit (single point failure test: UL60950)	8	15.5	27	mA
I$_{(OL\_R-SHORT)}$		R$_{(ILIM)}$= SHORT, Shorted Resistor Current Limit (single point failure test: UL60950)	31	39.3	51	mA
I$_{(SCL)}$	Short-Circuit Current Limit	R$_{(ILIM)}$ = 7.5 kΩ, V$_{(IN)}$ − V$_{(OUT)}$= 24 V		0.885		A
I$_{(FASTRIP)}$	Fast-Trip Comparator Threshold			1.6		A
PASS FET OUTPUT (OUT)						
R$_{ON}$		0.025 A ≤ I$_{(OUT)}$ ≤ 0.8 A, T$_J$ = 25°C, R$_{(ILIM)}$ = 7.5 kΩ	435	478	521	mΩ
		0.025 A ≤ I$_{(OUT)}$ ≤ 0.8A, T$_J$ = 85°C, R$_{(ILIM)}$ = 7.5 kΩ		626	685	
		0.025 A ≤ I$_{(OUT)}$ ≤ 0.8A, −40°C ≤ T$_J$ ≤125°C, R$_{(ILIM)}$ = 7.5 kΩ	250	478	800	
I$_{lkg(OUT)}$	OUT Leakage Current in Off State	V$_{(IN)}$ = 57 V, V$_{(\overline{SHDN})}$= 0 V, V$_{(OUT)}$ = 0 V, Sourcing		4.38	12	µA
		V$_{(IN)}$ = 0 V, V$_{(\overline{SHDN})}$= 0 V, V$_{(OUT)}$ = 24 V, Sinking		7.27	102	
		V$_{(IN)}$ = − 57V, V$_{(\overline{SHDN})}$= 0V, V$_{(OUT)}$ = 0V, Sinking			168	
	OUT leakage current under output reverse polarity condition	V$_{(IN)}$ = 24 V, V$_{(OUT)}$ = − 24 V, V$_{(\overline{SHDN})}$ = 2 V, TP26624, TPS26625 Only		450		
V$_{(REVTH)}$	V$_{(IN)}$ − V$_{(OUT)}$ threshold for reverse protection comparator, falling		−71	−54	−40	mV
V$_{(FWDTH)}$	V$_{(IN)}$ − V$_{(OUT)}$ threshold for reverse protection comparator, rising		1.4	15	30	mV
FAULT FLAG ($\overline{FLT}$): ACTIVE LOW						
R$_{(\overline{FLT})}$	$\overline{FLT}$ Pull-Down Resistance	V$_{(OVP)}$ = 2 V, I$_{(\overline{FLT})}$ = 5mA sinking	45	82.3	145	Ω
I$_{(\overline{FLT})}$	$\overline{FLT}$ Input Leakage Current	0 V ≤ V$_{(\overline{FLT})}$ ≤ 57 V	−100	0	100	nA
THERMAL SHUT DOWN (TSD)						
T$_{(TSD)}$	TSD Threshold, rising			155		°C
T$_{(TSDhyst)}$	TSD Hysteresis			10		°C
	Thermal Fault (Latch or Auto-Retry)	TPS26620, TPS26622, TPS26624		Latch		
		TPS26621, TPS26623, TPS26625		Auto−retry		

7.6 Timing Requirements

−40°C ≤ T$_A$ = T$_J$ ≤ +125°C, V$_{(IN)}$ = 24 V, V$_{(\overline{SHDN})}$ = 2 V, R$_{(ILIM)}$ = 267 kΩ, $\overline{FLT}$ = OPEN, C$_{(OUT)}$ = 1 µF, C$_{(dVdT)}$ = OPEN. (All voltages referenced to GND, (unless otherwise noted))

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
IN and UVLO INPUT					

Timing Requirements (continued)

−40°C ≤ T_A = T_J ≤ +125°C, $V_{(IN)}$ = 24 V, $V_{(\overline{SHDN})}$ = 2 V, $R_{(ILIM)}$ = 267 kΩ, $\overline{FLT}$ = OPEN, $C_{(OUT)}$ = 1 µF, $C_{(dVdT)}$ = OPEN. (All voltages referenced to GND, (unless otherwise noted))

| PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
UVLO_$t_{ON(dly)}$	UVLO Turnon Delay	UVLO ↑ (100 mV above $V_{(UVLOR)}$) to $V_{(OUT)}$ = 100 mV, $C_{(dVdT)}$ = Open		51		µs
		UVLO↑ (100 mV above $V_{(UVLOR)}$) to $V_{(OUT)}$ = 100 mV, $C_{(dVdT)}$ > 4.7 nF, [$C_{(dVdT)}$ in nF]		51 + 27.4 x $C_{(dVdT)}$		µs
UVLO_t_{REC}	UVLO Recovery time	TPS26620, TPS26622 and TPS26624 Only		512		ms
UVLO_$t_{off(dly)}$	UVLO Turnoff delay	UVLO↓ (100 mV below $V_{(UVLOF)}$) to $\overline{FLT}$↓		6.14		µs
SHUTDOWN CONTROL INPUT ($\overline{SHDN}$)						
$t_{SD(dly)}$	SHUTDOWN exit delay	$\overline{SHDN}$↑ to $V_{(OUT)}$ = 100 mV, $C_{(dVdT)}$ = Open		156		µs
		$\overline{SHDN}$↑ to $V_{(OUT)}$ = 100 mV, $C_{(dVdT)}$ > 4.7 nF, [$C_{(dVdT)}$ in nF]		156 + 27.4 x $C_{(dVdT)}$		µs
	SHUTDOWN entry delay	$\overline{SHDN}$↓ (below SHUTF) to $\overline{FLT}$↓		6.83		µs
OVER VOLTAGE PROTECTION INPUT (OVP)						
$t_{OVP(dly)}$	OVP Exit delay	OVP↓ (20 mV below $V_{(OVPF)}$) to $V_{(OUT)}$ = 100 mV, TPS26620/21/24/25 Only		77		µs
	OVP Disable delay	OVP↑ (20mV above $V_{(OVPR)}$) to $\overline{FLT}$↓ , TPS26620/21/24/25 Only		4.84		µs
CURRENT LIMIT						
$t_{CL(dly)}$	Maximum duration in current limit	$I_{(ILIM)}$ < $I_{(OUT)}$ < $I_{(FASTRIP)}$, $V_{(IN)}$ − $V_{(OUT)}$ < 2.6 V		512		ms
$t_{FASTTRIP(dly)}$	Fast-Trip Comparator Delay	$I_{(OUT)}$ > $I_{(FASTRIP)}$, $V_{(IN)}$ − $V_{(OUT)}$ = 2 V		1.5		µs
		$I_{(OUT)}$ > $I_{(FASTRIP)}$, 4.5 V < $V_{(IN)}$ ≤ 6 V, $V_{(IN)}$ − $V_{(OUT)}$ ≥ 2.6 V		1.4		µs
		$I_{(OUT)}$ > $I_{(FASTRIP)}$, 6 V < $V_{(IN)}$ ≤ 57 V, $V_{(IN)}$ − $V_{(OUT)}$ ≥ 2.6 V		220		ns
REVERSE PROTECTION COMPARATOR						
$t_{REV(dly)}$	Reverse Protection Comparator Delay	($V_{(IN)}$ − $V_{(OUT)}$) ↓ (10 mV overdrive below $V_{(REVTH)}$) to internal FET turn OFF		15		µs
		($V_{(IN)}$ − $V_{(OUT)}$) ↓ (1 V overdrive below $V_{(REVTH)}$) to internal FET turn OFF		3.71		
		($V_{(IN)}$ − $V_{(OUT)}$) ≤ − 2.6 V to internal FET turn OFF		0.31		
		($V_{(IN)}$ − $V_{(OUT)}$) ↓ (150 mV overdrive below $V_{(REVTH)}$) to $\overline{FLT}$↓		45		
$t_{FWD(dly)}$		($V_{(IN)}$ − $V_{(OUT)}$) ↑ (100 mV overdrive above $V_{(FWDTH)}$) to $\overline{FLT}$↑		63		
THERMAL SHUTDOWN						
Retry Delay in TSD				512		ms
OUTPUT RAMP CONTROL (dVdT)						
t_{dVdT}	Output Ramp Time	$\overline{SHDN}$ ↑ to $V_{(OUT)}$ = 23.9 V, with $C_{(dVdT)}$ = 22 nF		11		ms
		$\overline{SHDN}$ ↑ to $V_{(OUT)}$ = 23.9 V, with $C_{(dVdT)}$ = open		0.664		
FAULT FLAG ($\overline{FLT}$)						
t_{PGOODF}	PGOOD Delay	Falling edge		875		µs
t_{PGOODR}		Rising edge, $C_{(dVdT)}$ = Open		1.4		ms
		Rising edge, $C_{(dVdT)}$ > 4.7 nF, [$C_{(dVdT)}$ in nF]		750 + 573 x $C_{(dVdT)}$		µs

7.7 Typical Characteristics

图 1. On-Resistance vs Temperature Across Load Current


图 2. UVLO Threshold Voltage vs Temperature

图 3. OVP Threshold Voltage vs Temperature


图 4. Reverse Voltage Threshold vs Temperature


图 5. V(FWDTH) vs Temperature

图 6. Overvoltage Clamp Threshold vs Temperature

Typical Characteristics (接下页)

图 7. Internal POR Threshold Voltage vs Temperature

图 8. Input Supply Current vs Supply Voltage in Shutdown

图 9. Input Supply Current vs Supply Voltage During Normal Operation

图 10. Input Supply Current vs Reverse Supply Voltage, $-V_{(IN)}$

$V_{(OUT)} = 0$ V

图 11. OVP Disable Delay vs Temperature

图 12. Shutdown Entry Delay vs Temperature

Typical Characteristics (接下页)

图 13. Shutdown Threshold Voltage Shutdown vs Temperature

图 14. Max Duration in Current Limiting t$_{(CL)}$ vs Temperature

图 15. Current Limit (% Normalized) vs Temperature

图 16. Current Limit (% Normalized) vs Temperature


图 17. Over Load Current Limit vs Temperature

图 18. Current Limit for R$_{(ILIM)}$ = Open and Short vs Temperature

Typical Characteristics (接下页)

**图 19. Fast-trip Comparator Threshold I(FASTTRIP) vs Temperature Threshold**

图 20. Current Limit Accuracy vs Current Limit, I(OL)

图 21. UVLO Turnoff Delay vs Temperature


图 22. Reverse Current Blocking Response Time vs Reverse Comparator Overdrive Voltage

Taken on 2-Layer board, 2 oz.(0.08-mm thick) with RTN plane area: 0.8 cm² (Top) and 4.5 cm² (Bottom)

图 23. Thermal Shutdown Time vs Power Dissipation

R_{ILIM} = 7.5 kΩ R_{FLTb} = 100 kΩ R_{LOAD} = 80 Ω

OVP setting at 33 V

图 24. OVP Overvoltage Cut-Off Response

Typical Characteristics (接下页)

R_{ILIM} = 7.5 kΩ R_{FLTb} = 100 kΩ R_{LOAD} = 80 Ω

图 25. OV Clamp Response (TPS26602 Only)

R_{ILIM} = 7.5 kΩ R_{FLTb} = 100 kΩ

图 26. Hot-Short: Fast Trip Response and Current Regulation

R_{ILIM} = 7.5 kΩ

图 27. Hot-Short: Fast Trip Response (Zoomed)

R_{ILIM} = 7.5 kΩ R_{FLTb} = 100 kΩ R_{LOAD} = 80 Ω

图 28. Turnon Control With $\overline{\text{SHDN}}$

R_{ILIM} = 7.5 kΩ R_{FLTb} = 100 kΩ R_{LOAD} = 80 Ω

图 29. Turnoff Control With $\overline{\text{SHDN}}$

8 Parameter Measurement Information

图 30. Timing Waveforms

9 Detailed Description

9.1 Overview

The TPS2662x is a family of high voltage industrial eFuses with integrated back-to-back MOSFETs and enhanced built-in protection circuitry. It provides robust protection for all systems and applications powered from 4.5 V to 60 V. The device can withstand ±60 V positive and negative supply voltages without damage. The device feature fully integrated reverse polarity protection and require zero additional power components. For hot-pluggable boards, the device provides hot-swap power management with in-rush current control. Load, source and device protections are provided with many programmable features including overcurrent, overvoltage, undervoltage. The precision overcurrent limit (±5% at 880 mA) helps to minimize over design of the input power supply, while the fast response short circuit protection 220 ns (typical) immediately isolates the faulty load from the input supply when a short circuit is detected.

The internal robust protection control blocks of the TPS2662x along with its ±60 V rating helps to simplify the system designs for the surge compliance ensuring complete protection of the load and the device. TPS2662x devices are immune to noise tests like Electrical Fast Transients that are common in industrial applications and simplifies the system design that require criterion-A performance during this test.

The device provides precise monitoring of voltage bus for brown-out and overvoltage conditions and asserts fault signal for the downstream system. The TPS2662x monitor functions threshold accuracy of ±3% ensures tight supervision of the supply bus, eliminating the need for a separate supply voltage supervisor chip.

The device monitors $V_{(IN)}$ and $V_{(OUT)}$ to provide true reverse current blocking when a reverse condition or input power failure condition is detected.

9.2 Functional Block Diagram

9.3 Feature Description

9.3.1 Undervoltage Lockout (UVLO)

When the voltage at UVLO pin falls below $V_{(UVLOF)}$ during input power fail or input undervoltage fault, the internal FET quickly turns off and FLT is asserted. The UVLO comparator has a hysteresis of 100 mV. To set the input UVLO threshold, connect a resistor divider network from IN supply to UVLO terminal to RTN as shown in 图 31.

Feature Description (接下页)

图 31. UVLO and OVP Thresholds Set by R_1, R_2 and R_3

If the Undervoltage Lockout function is not needed, the UVLO terminal must be connected to the IN terminal with a 1 MΩ resistor. UVLO pin is 5 V rated and this resistor limits the UVLO pin current to < 60 µA. The UVLO terminal must not be left floating.

The TPS26620, TPS26622 and TPS26624 variants feature a UVLO_t_{REC} timer. If the t_{OFF} time + t_{dVdT} time exceed UVLO_t_{REC} time, the device latches off. t_{OFF} time is the time when V_{UVLO} falls below $V_{(UVLOF)}$ and not rises above $V_{(UVLOR)}$ and V_{IN} is above $V_{(PORR)}$. t_{dVdT} is the output ramp time as defined in 公式 2 The latch off can be reset by cycling SHDN or V_{IN}. More details of this feature are shown in 图 30.

9.3.2 Overvoltage Protection (OVP)

The TPS2662x family incorporate circuitry to protect the system during overvoltage conditions. The TPS26620, TPS26621, TPS26624 and TPS26625 feature overvoltage cut off functionality. A voltage more than $V_{(OVPR)}$ on OVP pin turns off the internal FET and protects the downstream load. To program the OVP threshold externally, connect a resistor divider from IN supply to OVP terminal to RTN as shown in 图 31. If the over voltage feature is not to be used then connect OVP terminal to RTN directly and ensure V_{IN} is not exceeded beyond OVP_{MAX}.

The TPS26622 and TPS26623 features an internally fixed 38 V overvoltage clamp (V_{OVC}) functionality. The OVP terminal of these devices must be connected to the RTN terminal directly. These devices clamp the output voltage to V_{OVC}, when the input voltage exceeds 38 V. During the output voltage clamp operation, the power dissipation in the internal MOSFET is $P_D = (V_{IN} − V_{OVC}) \times I_{OUT}$. Excess power dissipation for prolonged period can make the device to enter into thermal shutdown. 图 25 illustrates the overvoltage clamp functionality.

9.3.3 Hot Plug-In and In-Rush Current Control

The devices are designed to control the inrush current upon insertion of a card into a live backplane or other "hot" power source. This limits the voltage sag on the backplane's supply voltage and prevents unintended resets of the system power. The controlled start-up also helps to eliminate conductive and radiative interferences. An external capacitor connected from the dVdT pin to RTN defines the slew rate of the output voltage at power-on as shown in 图 32 and 图 33.

Feature Description (接下页)

图 32. Output Ramp Up Time t_{dVdT} is Set by $C_{(dVdT)}$

The dVdT pin can be left floating to obtain a predetermined slew rate (t_{dVdT}) on the output. When the terminal is left floating, the devices set an internal output voltage ramp rate of 24V/660 µs. A capacitor can be connected from dVdT pin to RTN to program the output voltage slew rate slower than 24V/660 µs. Use 公式 1 and 公式 2 to calculate the external $C_{(dVdT)}$ capacitance.

公式 1 governs slew rate at start-up.

$$I_{(dVdT)} = \left(\frac{C_{(dVdT)}}{Gain_{(dVdT)}} \right) \times \left(\frac{dV_{(OUT)}}{dt} \right)$$

where

- $I_{(dVdT)}$ = 1.98 µA (typical)

- $\dfrac{dV_{(OUT)}}{dt}$ = Desired output slew rate

- $Gain_{(dVdT)}$ = dVdT to V_{OUT} gain = 24.6   (1)

The total ramp time (t_{dVdT}) of $V_{(OUT)}$ for 0 to $V_{(IN)}$ can be calculated using 公式 2.

$$t_{dVdT} = 20.5 \times 10^3 \times V_{(IN)} \times C_{(dVdT)}$$ (2)

Feature Description (接下页)

$$C_{dVdT} = 22 \text{ nF} \qquad C_{OUT} = 22 \text{ μF} \qquad R_{ILIM} = 7.5 \text{ kΩ}$$

图 33. **Hot Plug In and Inrush Current Control at 24-V Input**

9.3.4 Reverse Polarity Protection

9.3.4.1 Input Side Reverse Polarity Protection

The TPS26620, TPS26621, TPS26622 and TPS26623 eFuses feature fully integrated input side reverse polarity protection. The internal FETs of the eFuse turn OFF during the input reverse polarity event and protect the downstream loads from negative supply voltages that can appear due to field mis-wiring on the input power terminals. 图 34 illustrates the reverse input polarity protection functionality.

图 34. **Reverse Input Supply Protection at −60 V**

Feature Description (接下页)

9.3.4.2 Output Side Reverse Polarity Protection

TheTPS26624 and TPS26625 eFuses feature fully integrated input as well as output reverse polarity protection. The internal FETs of the eFuse turn OFF during the output reverse polarity event and protects the upstream circuits from negative voltage that can appear at the output of the eFuse due to field miswiring at the output side with an external isolated power supplies. 图 35 illustrates the performance during output side reverse polarity event with $V_{(IN)}$ un-powered and 图 36 illustrates the performance with $V_{(IN)}$ powered. 图 37 illustrates the output recovery performance after the reverse polarity is removed.

图 35. Reverse Output Polarity Protection with –60 V at OUT and VIN = 0 V

| **图 36. Reverse Output Polarity Protection with –24 V at OUT and 24 V at IN** | **图 37. Response During Coming Out of Output Reverse Polarity Fault Condition** |

9.3.5 Overload and Short Circuit Protection

The device monitors the load current by sensing the voltage across the internal sense resistor. The FET current is monitored during start-up and normal operation.

Feature Description (接下页)

9.3.5.1 Overload Protection

Connect a resistor across ILIM to RTN to program the over load current limit $I_{(OL)}$. During over load conditions the device regulates the current through it at $I_{(OL)}$ programmed by the $R_{(ILIM)}$ resistor as shown in 公式 3 for a maximum duration of $t_{CL(dly)}$.

$$I_{OL} = \frac{6.636}{R_{ILIM}}$$

where

- $I_{(OL)}$ is the overload current limit in Ampere
- $R_{(ILIM)}$ is the current limit resistor in kΩ (3)

During the current limit operation the output voltage droops and this may cause the device to hit the thermal shutdown threshold $T_{(TSD)}$ before $t_{CL(dly)}$ time. Once the thermal shutdown threshold is hit or $t_{CL(dly)}$ is elapsed, the internal FETs of TPS2662x will turn OFF. FETs in TPS26620, TPS26622 and TPS26624 remain OFF and latched. To reset the latch, cycle the $\overline{SHDN}$, or recycle the V_{IN}. TPS26621, TPS26623 and TPS26625 commences an auto-retry cycle after a retry time of 512 msec. The internal FETs turn back on in dVdT mode after this retry time. If the overload still exists then the device regulates the current at programmed current limit $I_{(OL)}$.

| Load transition from 120 Ω to 20 Ω | VIN = 24 V, R_{ILIM} = 7.5 kΩ |

图 38. **Auto-Retry Fault Behavior**

Load transition from 20 Ω to 120 Ω   VIN = 24 V, R_{ILIM} = 7.5 kΩ

图 39. **Response During Coming Out of Overload Fault**

9.3.5.2 Short Circuit Protection

During a transient output short circuit event, the current through the device increases rapidly. As the current-limit amplifier cannot respond quickly to this event due to its limited bandwidth, the device incorporates a fast-trip comparator. The fast-trip comparator architecture is designed for fast turn OFF ($t_{FASTTRIP(dly)}$ = 220 ns (typical)) of the internal FET during an output short circuit event. The fast-trip threshold is internally set to $I_{(FASTRIP)}$. The fast-trip circuit holds the internal FET off for only a few microseconds, after which the device turns back on slowly, allowing the current-limit loop to regulate the output current to $I_{(OL)}$. Then the device functions similar to the overload condition. 图 40 and 图 41 illustrates the behavior of the system during output short circuit condition.

Feature Description (接下页)

VIN = 24 V, R_ILIM = 7.5 kΩ

图 40. Output Hot Short Functionality at 24-V Input   图 41. Hot-Short: Fast Trip Response (Zoomed)

The fast-trip comparator architecture has a supply line noise immunity resulting in a robust performance in noisy environments. This is achieved by controlling the turn OFF time of the internal FET based on the differential voltage across $V_{(IN)}$ and $V_{(OUT)}$ once the current through the device exceeds $I_{(FASTTRIP)}$. Higher the voltage difference $V_{(IN)} - V_{(OUT)}$, faster the turn OFF time, $t_{FASTTRIP(dly)}$.

9.3.5.2.1 Start-Up With Short-Circuit On Output

When the device is started with short-circuit on the output, it limits the load current to the current limit $I_{(OL)}$ and functions similar to the overload condition. 图 42 illustrates the function of the device in this condition. This feature helps in quick isolation of the fault and ensures stability of the DC bus.

VIN = 24 V R_ILIM = 7.5 kΩ
图 42. Start-Up With Short on Output

23

Feature Description (接下页)

9.3.6 Reverse Current Protection

The device monitors $V_{(IN)}$ and $V_{(OUT)}$ to provide true reverse current blocking when a reverse condition or input power failure condition is detected. The reverse comparator turns OFF the internal FET within 310 ns (typical) as soon as $V_{(IN)} - V_{(OUT)}$ falls below −2.6 V. It turns on within 63 µs (typical) once the differential forward voltage $V_{(IN)} - V_{(OUT)}$ exceeds 115 mV. 图 43 and 图 44 illustrates the behavior of the system during input hot short circuit condition.


图 43. Input Hot Short Functionality at 24-V Supply

图 44. Hot-Short: Fast Trip Response (Zoomed)

The reverse comparator architecture has a supply line noise immunity resulting in a robust performance in noisy environments. This is achieved by controlling the turn OFF time of the internal FET based on the over-drive differential voltage $V_{(IN)} - V_{(OUT)}$ over $V_{(REVTH)}$. Higher the over-drive, faster the turn OFF time, $t_{REV(dly)}$. 图 22 shows the reverse current blocking response time versus over-drive voltage.

9.3.7 FAULT Response

The $\overline{FLT}$ open-drain output asserts (active low) under the following conditions:

- Fault events such as undervoltage, overvoltage, over load, reverse current and thermal shutdown conditions
- The device enters low current shutdown mode when $\overline{SHDN}$ is pulled low
- During start-up when the internal FET GATE is not fully enhanced

The device is designed to eliminate false reporting by using an internal "de-glitch" circuit for fault conditions without the need for an external circuitry.

The $\overline{FLT}$ signal can also be used as Power Good indicator to the downstream loads like DC-DC converters. An internal Power Good (PGOOD) signal is OR'd with the fault logic. During start-up, when the device is operating in dVdT mode, PGOOD and $\overline{FLT}$ it remains low and is de-asserted after the dVdT mode is completed and the internal FET is fully enhanced. The PGOOD signal has deglitch time incorporated to ensure that internal FET is fully enhanced before heavy load is applied by the downstream converters. Rising deglitch delay is determined by $t_{PGOOD(degl)} = $ Maximum $\{(750 + 573 \times C_{(dVdT)}), t_{PGOODR}\}$, where $C_{(dVdT)}$ is in nF and $t_{PGOOD(degl)}$ is in µs. $\overline{FLT}$ can be left open or connected to RTN when not used. $V_{(IN)}$ falling below $V_{(PORF)} = 3.6$ V resets $\overline{FLT}$.

9.3.8 IN, OUT, RTN, and GND Pins

A ceramic bypass capacitor close to the device from IN to GND is recommended to alleviate bus transients. The recommended input operating voltage range is 4.5 to 60 V. $V_{(OUT)}$, in the ON condition, is calculated using 公式 4.

$$V_{(OUT)} = V_{(IN)} - \left(RON \times I_{(OUT)}\right)$$

Feature Description (接下页)

Where,

- RON is the total ON resistance of the internal FETs.   (4)

GND pin must be connected to the system ground. RTN is the device ground reference for all the internal control blocks. Connect the TPS2662x family support components: $R_{(ILIM)}$, $C_{(dVdT)}$ and resistors for UVLO and OVP with respect to the RTN pin. Internally, the device has reverse input polarity protection block between RTN and the GND terminal. Connecting RTN pin to GND pin disables the reverse polarity protection feature and the TPS2662x gets permanently damaged when operated under this fault event.

9.3.9 Thermal Shutdown

The device has a built-in overtemperature shutdown circuitry designed to protect the internal FETs, if the junction temperature exceeds $T_{(TSD)}$. After the thermal shutdown event, depending upon the mode of fault response, the device either latches off or commences an auto-retry cycle 512 ms after $T_J < [T_{(TSD)} - 13.5°C]$. During the thermal shutdown, the fault pin $\overline{FLT}$ pulls low to indicate a fault condition.

9.4 Device Functional Modes

9.4.1 Low Current Shutdown Control ($\overline{SHDN}$)

The internal FETs and the load current can be switched off by pulling the $\overline{SHDN}$ pin below 0.9 V threshold with a micro-controller GPIO pin or can be controlled remotely with an opto-isolator device as shown in 图 45 and 图 46. The device quiescent current reduces to 10 μA (typical) in shutdown state. To assert $\overline{SHDN}$ low, the pull down must sink at least 10 μA at 400 mV. To enable the device, $\overline{SHDN}$ must be pulled up to at least 1.8 V. Once the device is enabled, the internal FETs turnon with dVdT mode.


图 45. Shutdown Control

图 46. Opto-Isolator Shutdown Control

10 Application and Implementation

> 注
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPS2662x family is an industrial eFuse, typically used for Hot-Swap and power rail protection applications. It operates from 4.5 V to 60 V with programmable current limit, overvoltage, undervoltage and reverse polarity protections. The device aids in controlling in-rush current and provides robust protection against reverse current and field miss-wiring conditions for systems such as PLC I/O modules and Sensor power supplies. The device also provides robust protection for multiple faults on the system rail.

The *Detailed Design Procedure* section can be used to select component values for the device.

Alternatively, the *WEBENCH®* software may be used to generate a complete design. The WEBENCH® software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. Additionally, a spreadsheet design tool *TPS2662 Design Calculator* is available in the web product folder.

10.2 Typical Application

图 47. 24-V, 500 mA eFuse Input Protection Circuit for PLC I/O Module

10.2.1 Design Requirements

表 1 shows the Design Requirements for TPS2662x.

表 1. Design Requirements

DESIGN PARAMETER		EXAMPLE VALUE
$V_{(IN)}$	Typical input voltage	24 V
$V_{(UV)}$	Undervoltage lockout set point	18 V
$V_{(OV)}$	Overvoltage cutoff set point	30 V
$T_{(SU)}$	Load during start-up	96 Ω
$I_{(LIM)}$	Current limit	500 mA
$C_{(OUT)}$	Load capacitance	22 µF
T_A	Maximum ambient temperature	125ºC

10.2.2 Detailed Design Procedure

10.2.2.1 Step by Step Design Procedure

To begin the design process, the designer must know the following parameters:
- Input operating voltage range
- Maximum output capacitance
- Maximum current limit
- Load during start-up
- Maximum ambient temperature

  This design procedure below seeks to control junction temperature of the device in both steady state and start-up conditions by proper selection of the output ramp-up time and associated support components. The designer can adjust this procedure to fit the application and design criteria.

10.2.2.2 Programming the Current-Limit Threshold $R_{(ILIM)}$ Selection

The $R_{(ILIM)}$ resistor at the ILIM pin sets the over load current limit, this can be set using 公式 5.

$$R_{ILIM} = \frac{6.636}{I_{LIM}} = 13.27 \text{ k}\Omega$$

where

- I_{LIM} = 500 mA   (5)

Choose the closest standard 1% resistor value : $R_{(ILIM)}$ = 13.3 kΩ

10.2.2.3 Undervoltage Lockout and Overvoltage Set Point

The undervoltage lockout (UVLO) and overvoltage trip point are adjusted using an external voltage divider network of R_1, R_2 and R_3 connected between IN, UVLO, OVP and RTN pins of the device. The values required for setting the undervoltage and overvoltage are calculated by solving 公式 6 and 公式 7.

$$V_{(OVPR)} = \frac{R_3}{R_1 + R_2 + R_3} \times V_{(OV)}$$

(6)

$$V_{(UVLOR)} = \frac{R_2 + R_3}{R_1 + R_2 + R_3} \times V_{(UV)}$$

(7)

For minimizing the input current drawn from the power supply {$I_{(R123)}$ = $V_{(IN)}/(R_1+R_2+R_3)$}, it is recommended to use higher value resistance for R_1, R_2 and R_3.

However, the leakage current due to external active components connected at resistor string can add error to these calculations. So, the resistor string current, $I(R_{123})$ must be chosen to be 20 times greater than the leakage current of UVLO and OVP pins.

From the device electrical specifications, $V_{(OVPR)}$ = 1.19 V and $V_{(UVLOR)}$ = 1.19 V. From the design requirements, $V_{(OV)}$ is 30 V and $V_{(UV)}$ is 18 V. To solve the equation, first choose the value of R_3 = 30.1 kΩ and use 公式 6 to solve for (R_1 + R_2) = 728.7 kΩ. Use 公式 7 and value of (R_1 + R_2) to solve for R_2 = 20.05 kΩ and finally R_1= 708.6 kΩ.

Choose the closest standard 1% resistor values: R_1 = 715 kΩ, R_2 = 20 kΩ, and R_3 = 30.1 kΩ.

10.2.2.4 Setting Output Voltage Ramp Time—(t_{dVdT})

For a successful design, the junction temperature of the device must be kept below the absolute-maximum rating during dynamic (start-up) and steady state conditions. The dynamic power dissipation is often an order magnitude greater than the steady state power dissipation. It is important to determine the right start-up time and the in-rush current limit for the system to avoid thermal shutdown during start-up with and without load. The ramp-up capacitor $C_{(dVdT)}$ is calculated considering the two possible cases:

10.2.2.4.1 Case 1: Start-Up Without Load—Only Output Capacitance C$_{(OUT)}$ Draws Current During Start-Up

During start-up, as the output capacitor charges, the voltage difference across the internal FET decreases, and the power dissipation decreases. Typical ramp-up of the output voltage, inrush current and instantaneous power dissipated in the device during start-up are shown in 图 48. The average power dissipated in the device during start-up is equal to the area of triangular plot (red curve in 图 49) averaged over t$_{dVdT}$.

V$_{IN}$ = 24 V   C$_{dVdT}$ = 10 nF   C$_{OUT}$ = 22 µF

图 48. Start-Up Without Load

V$_{IN}$ = 24 V   C$_{dVdT}$ = 10 nF   C$_{OUT}$ = 22 µF

图 49. P$_{D(INRUSH)}$ Due to Inrush Current

The inrush current is determined as shown in 公式 8.

$$I = C \times \frac{dV}{dT} \geq I_{(INRUSH)} = C_{(OUT)} \times \frac{V_{(IN)}}{t_{dVdT}}$$

(8)

Average power dissipated during start-up is given by 公式 9.

$$P_{D(INRUSH)} = 0.5 \times V_{(IN)} \times I_{(INRUSH)}$$

(9)

公式 9 assumes that the load does not draw any current until the output voltage reaches its final value.

10.2.2.4.2 Case 2: Start-Up With Load —Output Capacitance C$_{(OUT)}$ and Load Draws Current During Start-Up

When the load draws current during the turnon sequence, additional power is dissipated in the device. Considering a resistive load RL(SU) during start-up, typical ramp-up of output voltage, load current and the instantaneous power dissipation in the device are shown in 图 50. Instantaneous power dissipation with respect to time is plotted in 图 51.

V_{IN} = 24 V $R_{L(SU)}$ = 96 Ω
C_{dVdT} = 10 nF C_{OUT} = 22 μF

图 50. Start-Up With Load

V_{IN} = 24 V $R_{L(SU)}$ = 96 Ω
C_{dVdT} = 10 nF C_{OUT} = 22 μF

图 51. $P_{D(INRUSH)}$ Due to Inrush and Load Current

The additional power dissipation during start-up is calculated using

$$P_{D(LOAD)} = \frac{1}{6} \times \frac{V_{(IN)}^2}{R_{L(SU)}}$$

(10)

Total power dissipated in the device during start-up is given by

$$P_{D(STARTUP)} = P_{D(INRUSH)} + P_{D(LOAD)}$$

(11)

Total current during start-up is given by .

$$I_{(STARTUP)} = I_{(INRUSH)} + I_{L(t)}$$

(12)

For the design example under discussion,

Select the inrush current $I_{(INRUSH)}$ = 0.1 A and t_{dVdT} calculated using 公式 8 is 5.28 ms.

For a given start-up time, C_{dVdT} capacitance value calculated using 公式 2 is 10.7 nF for t_{dVdT} = 5.28 ms and V_{IN} = 24 V.

Choose the closest standard value: 10.0 nF and 16-V capacitor.

The inrush power dissipation due to output capacitor alone is calculated using 公式 9 and it is 1.2 W. Considering the start-up with 96-Ω load, the additional power dissipation calculated using 公式 10 is 1 W. The total device power dissipation during start-up is 2.2 W

The power dissipation with or without load, for a selected start-up time must not exceed the thermal shutdown limits as shown in 图 52.

From the thermal shutdown limit graph, at T_A = 125°C, thermal shutdown time for 2.2 W is close to 580 ms. It is safe to have a minimum 30% margin to allow for variation of the system parameters such as load, component tolerance, input voltage and layout. Selected 10-nF C_{dVdT} capacitor and 5.28-ms start-up time (t_{dVdT}) are well within the limit for successful start-up with 96 Ω load.

Higher value $C_{(dVdT)}$ capacitor can be selected to further reduce the power dissipation during start-up.

图 52. Thermal Shutdown Time vs Power Dissipation

10.2.2.4.3 Support Component Selections - $R_{\overline{FLT}}$ and $C_{(IN)}$

The $R_{\overline{FLT}}$ *Absolute Maximum Ratings* serves as pull-up for the open-drain fault output. The current sink by this pin must not exceed 10 mA (see the *Absolute Maximum Ratings* table). Typical resistance value in the range of 10 kΩ to 100 kΩ is recommended for $R_{\overline{FLT}}$. The C_{IN} is a local bypass capacitor to suppress noise at the input. Typical capacitance value in the range of 0.1 µF to 1 µF is recommended for $C_{(IN)}$.

10.2.3 Application Curves

图 53. Hot Plug With VIN - No Load

图 54. Hot-Plug With VIN - 96-Ω Load

图 55. Start-Up With Shutdown Pin - 96-Ω Load

图 56. Power Down With Shutdown Pin - 96-Ω Load

图 57. Over Load Response - Load Stepped From 136-Ω to 36-Ω Load

**图 58. Turn ON with Short Circuit on Output**

10.3 System Examples

### 10.3.1 Field Supply Protection in PLC, DCS I/O Modules

图 59. Power Delivery Circuit Block Diagram in I/O Modules

The PLC or Distributed Control System (DCS) I/O modules are often connected to an external field power supply to support higher power requirements of the field loads like sensors and actuators. Power-supply faults or miswiring can damage the loads or cause the loads not to operate correctly. The TPS26624 and TPS26625 can be used as a front end protection circuit to protect and provide stable supply to the field loads. Undervoltage, Overvoltage and input and output side reverse polarity protection features of these devices prevent the loads to experience voltages outside the operating range, which can permanently damage the loads.

Field power supply is often connected to multiple I/O modules that can deliver more current than a single I/O module can handle. Overcurrent protection scheme of the TPS2662x family limits the current from the power supply to the module so that the maximum current does not rise above what the board is designed for. Fast short circuit protection scheme isolates the faulty load from the field supply quickly and prevents the field supply to dip and cause interrupts in the other I/O modules connected to the same field supply. High accurate (±5% at 0.88 A) current limit facilitates more I/O modules to be connected to field supply. Fault indication ($\overline{FLT}$) features facilitate continuous load monitoring.

The TPS26624 and TPS26625 also acts as a smart diode with protection against reverse current during output side miswiring. Reverse current can potentially damage the field power supply and cause the I/O modules to run hot or may cause permanent damage.

If the field power supply is connected in reverse polarity on the input side (which is not unlikely as field power supplies are usually connected with screw terminals), field loads can permanently get damaged due to the reverse voltage. Also, during the installation the field power supply could be miswired on the output side instead of on the input side which could damage the upstream power supply and electronics. The input and output reverse polarity protection feature of the TPS26624 and TPS26625 prevents the reverse voltage to appear at the load side as well as supply side offering complete system protection during field miswiring.

System Examples (接下页)

10.3.2 Simple 24-V Power Supply Path Protection

With the TPS2662x, a simple 24-V power supply path protection can be realized using a minimum of four external components as shown in the schematic diagram in 图 60. The external components required are: a 1Meg Ω $R_{(1)}$ resistor across IN and UVLO pins, a $R_{(ILIM)}$ resistor to program the current limit, $C_{(IN)}$ and $C_{(OUT)}$ capacitors.

图 60. TPS2662x Configured for a Simple 24-V Supply Path Protection

Protection features with this configuration include:

- Load and device protection from reverse input polarity fault down to –60 V
- Upstream supply and device protection from reverse output polarity fault down to –(60 – VIN) V with TPS26624 and TPS26625 variants
- Protection from 60 V from the external SELV supply: Over Voltage Clamp at 38 V with TPS26622 and TPS26623 variants
- Inrush current control with 24V and 660 μs output voltage slew rate
- Reverse Current Blocking
- Accurate current limiting with Auto-Retry with TPS26621, TPS26623, TPS26625 variants
- Accurate current limiting with Latch-off with TPS26620, TPS26622, TPS26624 variants

10.3.3 Power Stealing in Smart Thermostat

The adjustable protection features of the TPS2662x eFuse like the inrush current limiting, over voltage and over current protection simplifies the input power management design in smart thermostats. Refer to the TI Design report, *Power Stage Reference Design for Power Stealing Thermostat* for further information.

10.4 Do's and Don'ts

- Do not connect RTN to GND. Connecting RTN to GND disables the Reverse Polarity protection feature.
- Do connect the TPS2662x support components $R_{(ILIM)}$, $C_{(dVdT)}$, and UVLO, OVP resistors with respect to RTN pin.
- Do connect device PowerPAD to the RTN plane for an enhanced thermal performance.

11 Power Supply Recommendations

The TPS2662x eFuse is designed for the supply voltage range of 4.5 V ≤ V_{IN} ≤ 60 V. If the input supply is located more than a few inches from the device, an input ceramic bypass capacitor higher than 0.1 μF is recommended. Power supply must be rated higher than the current limit set to avoid voltage droops during overcurrent and short circuit conditions.

11.1 Transient Protection

In case of short circuit and over load current limit, when the device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:
- Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane
- Use of a Schottky diode across the output and GND to absorb negative spikes in the designs with TPS26620, TPS26621, TPS26622, TPS26623 devices and a TVS clamp in the designs withTPS26624 and TPS26625 devices
- A low value ceramic capacitor ($C_{(IN)}$ to approximately 0.1 μF) to absorb the energy and dampen the transients.

The approximate value of input capacitance can be estimated with 公式 13.

$$V_{spike(Absolute)} = V_{(IN)} + I_{(Load)} \times \sqrt{\frac{L_{(IN)}}{C_{(IN)}}}$$

where
- $V_{(IN)}$ is the nominal supply voltage
- $I_{(LOAD)}$ is the load current
- $L_{(IN)}$ equals the effective inductance seen looking into the source
- $C_{(IN)}$ is the capacitance present at the input

(13)

Some applications may require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device. These transients can occur during positive and negative surge tests on the supply lines. In such applications it is recommended to place at least 1 μF of input capacitor to limit the falling slew rate of the input voltage within a maximum of 20 V/μs.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and schottky diode) is shown in 图 61 and 图 62.

* Optional components needed for suppression of transients

图 61. **Circuit Implementation With Optional Protection Components for TPS26620, TPS26621, TPS26622 and TPS26623**

Transient Protection (接下页)

* Optional components needed for suppression of transients

图 62. Circuit Implementation With Optional Protection Components for TPS26624 and TPS26625

12 Layout

12.1 Layout Guidelines

- For all the applications, a 0.1 µF or higher value ceramic decoupling capacitor is recommended between IN terminal and GND.
- The optimum placement of decoupling capacitor is closest to the IN and GND terminals of the device. Care must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the GND terminal of the IC. See 图 63 for a typical PCB layout example.
- High current carrying power path connections must be as short as possible and must be sized to carry at least twice the full-load current.
- RTN, which is the reference ground for the device must be a copper plane or island.
- Locate all the TPS2662x family support components $R_{(ILIM)}$, $C_{(dVdT)}$, UVLO, OVP resistors close to their connection pin. Connect the other end of the component to the RTN with shortest trace length.
- The trace routing for the R_{ILIM} component to the device must be as short as possible to reduce parasitic effects on the current limit and current monitoring accuracy. These traces must not have any coupling to switching signals on the board.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the device they are intended to protect, and routed with short traces to reduce inductance. For example, a protection Schottky diode is recommended to address negative transients due to switching of inductive loads, and it must be physically close to the OUT and GND pins.
- Thermal Considerations: When properly mounted, the PowerPAD package provides significantly greater cooling ability. To operate at rated power, the PowerPAD must be soldered directly to the board RTN plane directly under the device. Other planes, such as the bottom side of the circuit board can be used to increase heat sinking in higher current applications. Designs that do not need reverse input polarity protection can have RTN, GND and PowerPAD connected together. PowerPAD in these designs can be connected to the PCB ground plane.

12.2 Layout Example

图 63. **Typical PCB Layout Example With a 2 Layer PCB**

13 器件和文档支持

13.1 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的*通知我*进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

13.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.4 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。 精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

13.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS26620DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ED00	Samples
TPS26620DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ED00	Samples
TPS26621DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ED01	Samples
TPS26621DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ED01	Samples
TPS26622DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ED02	Samples
TPS26622DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ED02	Samples
TPS26623DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ED03	Samples
TPS26623DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ED03	Samples
TPS26624DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ED04	Samples
TPS26624DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ED04	Samples
TPS26625DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ED05	Samples
TPS26625DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ED05	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS26620DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS26620DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS26621DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS26621DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS26622DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS26622DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS26623DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS26623DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS26624DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS26624DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS26625DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS26625DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS26620DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS26620DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS26621DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS26621DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS26622DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS26622DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS26623DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS26623DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS26624DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS26624DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS26625DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS26625DRCT	VSON	DRC	10	250	210.0	185.0	35.0

DRC 10

VSON - 1 mm max height

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4226193/A

PIN 1 INDEX AREA

A   3.1
     2.9   B

3.1
2.9

1.0
0.8

C

SEATING PLANE

0.05
0.00

0.08 | C

1.65 ± 0.1

2X (0.5)

4X (0.25)

EXPOSED
THERMAL PAD

5

6

(0.2) TYP

2X
2

11

SYMM
⊄

2.4 ± 0.1

1

10

8X 0.5

PIN 1 ID
(OPTIONAL)

SYMM
⊄

10X 0.30
0.18

⊕ | 0.1 Ⓜ | C | A | B
   | 0.05 Ⓜ | C

10X 0.5
0.3

4218878/B   07/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

(1.65)

(0.5)

10X (0.6)

1

10X (0.24)

10

11

SYMM
℄

(2.4)

(3.4)

(0.95)

8X (0.5)

5

6

(R0.05) TYP

(∅ 0.2) VIA
TYP

(0.25)

(0.575)

SYMM
℄

(2.8)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X

0.07 MAX
ALL AROUND

EXPOSED METAL

SOLDER MASK
OPENING

METAL

NON SOLDER MASK
DEFINED
(PREFERRED)

0.07 MIN
ALL AROUND

EXPOSED METAL

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4218878/B   07/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

DRC0010J

2X (1.5)

(0.5)

SYMM

11

EXPOSED METAL
TYP

10X (0.6)

1

10X (0.24)

10

(1.53)

2X
(1.06)

SYMM

(0.63)

8X (0.5)

5

6

(R0.05) TYP

4X (0.34)

4X (0.25)

(2.8)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218878/B   07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.

重要声明和免责声明