













SN74AHC1G09

ZHCS368D -MAY 2011-REVISED SEPTEMBER 2016

SN74AHC1G09 具有开漏输出的单路双输入正与门

特性

- 工作范围: 2V 至 5.5V
- 最长 t_{od}: 6ns (5V 时)
- 电压为 5V 时,输出驱动为 ±8mA
- 所有输入支持施密特触发操作, 使得电路允许输入 缓慢上升和下降
- 锁存性能超过 250mA, 符合 JESD 17 规范
- 静电放电 (ESD) 保护性能超过 JESD 22 规范要 求:
 - 2000V 人体模型 (A114-A)
 - 1000V 充电器件模型 (C101)

2 应用

- 条形码扫描器
- 电缆解决方案
- 电子书
- 嵌入式个人电脑 (PC)
- 现场发送器:温度或压力传感器
- 指纹识别
- 制热、通风与空调控制 (HVAC)
- 网络附属存储 (NAS)
- 服务器主板和电源装置 (PSU)
- 软件定义的无线电 (SDR)
- 电视 (TV): 高清电视 (HDTV)、液晶显示屏 (LCD) 和数字电视
- 视频通信系统
- 无线数据访问卡、耳机、键盘、鼠标和局域网 (LAN) 卡

3 说明

SN74AHC1G09 是一款具有开漏输出配置的单路双输 入正与门。该器件以正逻辑执行布尔逻辑运算 $Y = A \times$ B 或


 $Y = \overline{A + B}$

器件信息(1)

	BB 11 1A 13						
	器件型号	封装	封装尺寸 (标称值)				
SN74AHC1G09DBVR SOT-		SOT-23 (5)	2.90mm x 1.60mm				
	SN74AHC1G09DCKR	SC70 (5)	2.00mm x 1.25mm				

(1) 要了解所有可用封装,请参见数据表末尾的可订购产品附录。

逻辑图







目录

1	特性 1		8.2 Functional Block Diagram	<mark>7</mark>
2	应用 1		8.3 Feature Description	<mark>7</mark>
3	说明 1		8.4 Device Functional Modes	<mark>7</mark>
4	修订历史记录	9	Application and Implementation	8
5	Pin Configuration and Functions		9.1 Application Information	8
6	Specifications		9.2 Typical Application	8
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	9
	6.2 ESD Ratings	11	Layout	9
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	
	6.4 Thermal Information		11.2 Layout Example	
	6.5 Electrical Characteristics 4	12	器件和文档支持	
	6.6 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V 5		12.1 文档支持	
	6.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.5 \text{ V} \dots 5$		12.2 接收文档更新通知	
	6.8 Operating Characteristics		12.3 社区资源	
	6.9 Typical Characteristics		12.4 商标	
7	Parameter Measurement Information		12.5 静电放电警告	
-			12.6 Glossary	
8	Detailed Description 7 8.1 Overview 7	13	机械、封装和可订购信息	

4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。


Changes from Revision C (January 2016) to Revision DPage• 己刪除 特性中的 200V 机器模型1• Changed description for pin A from No connection to Input3• 已添加 接收文档更新通知部分10Changes from Revision B (July 2011) to Revision C• 已添加 ESD 额定值表,特性 描述部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文

档支持部分以及机械、封装和可订购信息部分......1



5 Pin Configuration and Functions





Pin Functions⁽¹⁾

PIN		1/0	DESCRIPTION		
NAME	NO.	I/O	DESCRIPTION		
Α	1	1	Input		
В	2	1	Input		
GND	3	_	Ground		
V _{CC}	5	_	Power pin		
Υ	4	0	Output		

⁽¹⁾ See 机械、封装和可订购信息 for dimensions.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	-0.5	7	V
VI	Input voltage (2)	-0.5	7	V
Vo	Output voltage ⁽²⁾	-0.5	V _{CC} + 0.7	V
I _{IK}	Input clamp current (V _I < 0)	-20		mA
I _{OK}	Output clamp current (V _O < 0 or V _O > V _{CC})	-20		mA
Io	Continuous output current ($V_O = 0$ to V_{CC})	-25	+25	mA
	Continuous current through V _{CC} or GND	-50	+50	mA
TJ	Maximum junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Flootrootatio dipohorgo	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	V
V _(ESD) Electrostatic discharge		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
V _{IH}		V _{CC} = 2 V	1.5		
	High-level input voltage	V _{CC} = 3 V	2.1		V
		V _{CC} = 5.5 V	3.85		
	Low-level input voltage	V _{CC} = 2 V		0.5	
V_{IL}		V _{CC} = 3 V		0.9	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	5.5	V
		V _{CC} = 2 V		50	μA
I_{OL}	Low-level output current	V _{CC} = 3.3 V ± 0.3 V		4	0
		V _{CC} = 5 V ± 0.5 V		8	mA
41/4	Input transition rise or fall rate	V _{CC} = 3.3 V ± 0.3 V		100	A /
Δt/Δv		V _{CC} = 5 V ± 0.5 V		20	ns/V
T _A	Operating free-air temperature		-55	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74AHC		
		DBV (SOT-23)	DCK (SC70)	UNIT
			5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	206	252	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	T _A	MIN	TYP	MAX	UNIT	
		2 V				0.1		
	$I_{OL} = 50 \mu A$	3 V				0.1		
		4.5 V				0.1		
			$T_A = 25^{\circ}C$			0.36		
V _{OL}	$I_{OL} = 4 \text{ mA}$	3 V	$T_A = -40$ °C to +85°C			0.44	V	
			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$			0.55		
			$T_A = 25^{\circ}C$			0.36		
	I _{OL} = 8 mA	4.5 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			0.44		
			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$			0.55		
			T _A = 25°C			±0.1		
I _I	$V_I = 5.5 \text{ V or GND}$	0 V to 5.5 V	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±1	μΑ	
			$T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$			±2		
			T _A = 25°C			1		
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			10	μΑ	
			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$			20		
C	V V or CND	E.V.	T _A = 25°C		4	10	~F	
C _i	$V_I = V_{CC}$ or GND	5 V	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$			10	pF	



6.6 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T _A	MIN	TYP	MAX	UNIT
				$T_A = 25^{\circ}C$		3.6	7	
	A or B	Υ	$C_{L} = 15 pF$	$T_A = -40$ °C to +85°C	1		8	ns
				$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	1		8.5	
t _{PD}				$T_A = 25^{\circ}C$		6.5	11	
	A or B	Υ	Y $C_L = 50 \text{ pF}$	$T_A = -40$ °C to +85°C	1.5		12	ns
			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	1.5		12.5		

6.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V_{CC} = 5 V ±0.5 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	T _A	MIN	TYP	MAX	UNIT
				$T_A = 25^{\circ}C$		2.5	5	
	A or B	Υ	$C_{L} = 15 pF$	$T_A = -40$ °C to +85°C	1		6	ns
			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	1		6.5		
t _{PD}	A or B Y $C_L = 50 \text{ pF}$		$T_A = 25^{\circ}C$		4.6	7.5		
		$C_{L} = 50 \text{ pF}$	$T_A = -40$ °C to +85°C	1.5		8	ns	
				$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	1.5		8.5	

6.8 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

	, A			
	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load, f = 1 MHz	5	pF

6.9 Typical Characteristics





Figure 1. TPD Across V_{CC} at 25°C



7 Parameter Measurement Information



A. C_L includes probe and jig capacitance.

INVERTING AND NONINVERTING OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns. $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.
- F. Since this device has open-drain outputs, t_{PLZ} and t_{PZL} are the same as t_{PD}.
- G. t_{PZL} is measured at V_{CC}/2.
- H. t_{PLZ} is measured at V_{OL} + 0.3 V.

Figure 2. Load Circuit and Voltage Waveforms

LOW- AND HIGH-LEVEL ENABLING



8 Detailed Description

8.1 Overview

The SN74AHC1G09 device contains one open-drain positive-AND gate with a maximum sink current of 8 mA. A wide operating range of 2 V to 5.5 V enables this device to be used in many different systems, and a low t_{pd} qualifies this device to be used in high-speed applications.

8.2 Functional Block Diagram



8.3 Feature Description

The wide operating voltage range of 2 V to 5 V allows the SN74AHC1G09 to be used in systems with many different voltage rails. In addition, the voltage tolerance on the output allows the device to be used for inverting up-translation or down-translation. The device is also equipped with Schmitt-trigger inputs, which increase the ability of the device to reject noise.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74AHC1G09.

Table 1. Function Table

INP	OUTPUT	
Α	В	Υ
Н	Н	H(Z)
L	Х	L
Х	L	L

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74AHC1G09 is used in the following example in a basic power sequencing configuration. Power sequencing is often used in applications that require a processor or other delicate device with specific voltage timing requirements in order to protect the device from malfunctioning.

9.2 Typical Application




Figure 3. Typical Application Diagram

9.2.1 Design Requirements

This device uses CMOS technology. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - Rise time and fall time specifications. See $(\Delta t/\Delta V)$ in Recommended Operating Conditions.
 - Specified high and low levels. See (V_{IH} and V_{IL}) in Recommended Operating Conditions.
 - Inputs are overvoltage-tolerant, allowing them to go as high as (V_I maximum) in Recommended Operating
 Conditions at any valid V_{CC}.


2. Absolute Maximum Conditions:

- Load currents should not exceed (I_O maximum) per output and should not exceed (Continuous current through V_{CC} or GND) total current for the part. These limits are located in *Absolute Maximum Ratings*.
- Outputs should not be pulled above V_{CC}.



Typical Application (continued)

9.2.3 Application Curve



 $V_{CC} = 5 \text{ V, Load} = 50 \Omega / 50 \text{ pF}$

Figure 4. I_{CC} vs Input Voltage

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F capacitor is recommended; if there are multiple V_{CC} pins then a 0.01- μ F or 0.022- μ F capacitor is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used, or only 3 of the 4 buffer gates are used). Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

The following are the rules that must be observed under all circumstances:

- All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating.
- The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC}, whichever make more sense or is more convenient.

11.2 Layout Example



Figure 5. Layout Diagram



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

相关文档如下:

- 《逻辑器件简介》,SLVA700
- 《慢速或悬空 CMOS 输入的影响》, SCBA004

12.2 接收文档更新通知

如需接收文档更新通知,请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后,即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档中包含的修订历史记录。

12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本,请查阅左侧导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM

11-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC1G09DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	(A093, A09G, A09J)	Samples
SN74AHC1G09DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	(AJ3, AJG, AJJ)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






11-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC1G09DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74AHC1G09DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G09DBVR	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74AHC1G09DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AHC1G09DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3

www.ti.com 18-Jul-2020




*All dimensions are nominal

7 til difficiono dio ficinina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC1G09DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1G09DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1G09DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1G09DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHC1G09DCKR	SC70	DCK	5	3000	180.0	180.0	18.0



SMALL OUTLINE TRANSISTOR




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司