











MAX3222 SLLS408H – JANUARY 2000 – REVISED OCTOBER 2016

# MAX3222 3-V to 5.5-V Multichannel RS-232 Line Driver and Receiver With ±15-kV ESD Protection

#### 1 Features

- RS-232 Bus-Pin ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM)
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V<sub>CC</sub> Supply
- Operates Up to 250 kbps
- · Two Drivers and Two Receivers
- Low Standby Current: 1 µA Typical
- External Capacitors: 4 x 0.1 μF
- Accepts 5-V Logic Input With 3.3-V Supply
- Alternative High-Speed Pin-Compatible Device (1 Mbps)
  - SNx5C3222

## 2 Applications

- · Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- · Hand-held Equipment

## 3 Description

The MAX3222 consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/µs driver output slew rate.


The MAX3222 <u>can be placed</u> in the power-down mode by setting PWRDOWN low, which draws only 1  $\mu$ A from the power supply. When the device is powered down, the receivers remain active while the drivers are placed in the high-impedance state. Receiver outputs also <u>can be placed</u> in the high-impedance state by setting <u>EN</u> high.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
MAX3222CDW, MAX322IDW	SOIC (20)	12.80 mm × 7.50 mm
MAX3222CDB, MAX322IDB	SSOP (20)	7.20 mm × 5.30 mm
MAX3222CPW, MAX322IPW	TSSOP (20)	6.50 mm × 4.40 mm

For all available packages, see the orderable addendum at the end of the data sheet.

## **Block Diagram**





## **Table of Contents**

1	Features 1		8.1 Overview 1	10
2	Applications 1		8.2 Functional Block Diagram 1	10
3	Description		8.3 Feature Description 1	
4	Revision History		8.4 Device Functional Modes 1	11
5	Pin Configuration and Functions	9	Application and Implementation 1	12
6	Specifications4		9.1 Application Information 1	12
U	6.1 Absolute Maximum Ratings		9.2 Typical Application 1	12
	6.2 ESD Ratings	10	Power Supply Recommendations 1	13
	6.3 Recommended Operating Conditions	11	Layout 1	13
	6.4 Thermal Information		11.1 Layout Guidelines 1	13
	6.5 Electrical Characteristics: Device		11.2 Layout Example 1	14
	6.6 Electrical Characteristics: Driver	12	Device and Documentation Support 1	15
	6.7 Electrical Characteristics: Receiver		12.1 Receiving Notification of Documentation Updates 1	
	6.8 Switching Characteristics: Driver		12.2 Community Resources 1	15
	6.9 Switching Characteristics: Receiver		12.3 Trademarks 1	
	6.10 Typical Characteristics		12.4 Electrostatic Discharge Caution 1	15
7	Parameter Measurement Information		12.5 Glossary 1	
8	Detailed Description	13	Mechanical, Packaging, and Orderable Information1	15

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision G (March 2004) to Revision H


Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
 Deleted ODERING INFORMATION table; see POA at the end of the datasheet.
 Changed R<sub>0JA</sub> for DB, DW and PW package from: 70 °C/W to 84.4°C/W (DB), 58 °C/W to 70.2 °C/W (DW) and 83



# 5 Pin Configuration and Functions

DB, DW, or PW Package 20-Pin SOIC, SSOP, TSSOP Top View



NC - No internal connection

## **Pin Functions**

P	IN	1/0	DESCRIPTION			
NAME	NO.	I/O	DESCRIF HON			
C1+	2	_	Charge pump capacitor pin			
C1-	4	_	Charge pump capacitor pin			
C2+	5	_	Charge pump capacitor pin			
C2-	6	_	Charge pump capacitor pin			
DIN1	13	1	Driver logic input			
DIN2	12	I	Driver logic input			
DOUT1	17	0	RS-232 driver output			
DOUT2	8	0	RS-232 driver output			
EN	1	1	Receiver enable, active low			
GND	18	_	Ground			
NC	11,14	_	No internal connection			
PWRDOWN	20	I	Driver disable, active low			
RIN1	16	I	RS-232 receiver input			
RIN2	9	1	RS-232 receiver input			
ROUT1	15	0	Receiver logic output			
ROUT2	10	0	Receiver logic output			
V <sub>CC</sub>	19	_	Power Supply			
V+	3	_	Charge pump capacitor pin			
V-	7	_	Charge pump capacitor pin			



## **Specifications**

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub> <sup>(2)</sup>		-0.3	6	V
Positive output supply voltage, V+	(2)	-0.3	7	V
Negative output supply voltage, V-	_(2)	0.3	-7	V
Supply voltage difference, V+ - V-	-		13	V
Input voltage V	Drivers, EN, PWRDOWN	-0.3	6	V
Input voltage, V <sub>I</sub>	Receiver	-25	25	V
Output valtage V	Drivers	-13.2	13.2	V
Output voltage, V <sub>O</sub>	Receivers	-0.3	$V_{CC} + 0.3$	V
Operating virtual junction temperat	ure, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001	Pins 8, 9, 16, 17 and 18	±15000	
V <sub>(ESD)</sub>	Electrostatic discharge	RIN, DOUT, and GND pins <sup>(1)</sup>	All other pins	±3000	V
	districtings	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	All pins	±1500	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>. See Figure 8.

				MIN	NOM	MAX	UNIT
	Cupply voltogo	V <sub>CC</sub> = 3.3 V		3	3.3	3.6	V
	Supply voltage	$V_{CC} = 5 V$		4.5	5	5.5	V
\/II.I	Driver and control high-level	DIR, EN, PWRDOWN	V <sub>CC</sub> = 3.3 V	2			V
VIH	input voltage	$V_{CC} = 5 \text{ V}$	$V_{CC} = 5 V$	2.4			V
VIL	Driver and control low-level input voltage	DIR, EN, PWRDOWN				0.8	٧
VI	Driver and control input voltage	DIR, EN, PWRDOWN		0		5.5	V
VI	Receiver input voltage			-25		25	V
Τ.		MAX3222C		0		70	°C
TA	Operating free-air temperature	MAX3222I		-40		85	<b>℃</b>

(1) Test conditions are C1-C4 = 0.1  $\mu$ F at  $V_{CC}$  = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2-C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5 V  $\pm$  0.5 V.

All voltages are with respect to network GND.



#### 6.4 Thermal Information

			MAX3222				
	THERMAL METRIC <sup>(1)(2)(3)</sup>		DW (SOIC)	PW (TSSOP)	UNIT		
		20 PINS	20 PINS	20 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	84.4	70.2	94.3	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	44.1	36.2	29.9	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	40	37.9	45.1	°C/W		
ΨЈТ	Junction-to-top characterization parameter	11	11.1	1.4	°C/W		
ΨЈВ	Junction-to-board characterization parameter	39.5	37.5	44.6	°C/W		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

## 6.5 Electrical Characteristics: Device

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>. See Figure 8.

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
II	Input leakage current (EN, PWRDOWN)			±0.01	±1	μΑ
	Supply current	No load, PWRDOWN at V <sub>CC</sub>		0.3	1	mA
ICC	Supply current (powered off)	No load, PWRDOWN at GND		1	10	μA

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

#### 6.6 Electrical Characteristics: Driver

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>. See Figure 8.

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND, DIN = GND	5	5.4		V
V <sub>OL</sub>	Low-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND, DIN = $V_{CC}$	-5	-5.4		V
I <sub>IH</sub>	High-level input current	$V_I = V_{CC}$		±0.01	±1	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> at GND		±0.01	±1	μΑ
I <sub>OS</sub>	Short-circuit output current	$V_{CC} = 3.6 \text{ V}, V_{O} = 0 \text{ V}$ $V_{CC} = 5.5 \text{ V}, V_{O} = 0 \text{ V}$		±35	±60	mA
r <sub>o</sub>	Output resistance	$V_{CC}$ , V+, and V- = 0 V, $V_{O}$ = ±2 V	300	10M		Ω
	Output lockage current	$\overline{PWRDOWN} = GND, V_O = \pm 12 V,$ $V_{CC} = 3 V \text{ to } 3.6 V$			±25	
I <sub>off</sub>	Output leakage current	$\overline{\text{PWRDOWN}} = \text{GND, V}_{\text{O}} = \pm 10 \text{ V},$ $\text{V}_{\text{CC}} = 4.5 \text{ V to } 5.5 \text{ V}$			±25	μΑ

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

Maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7.



#### 6.7 Electrical Characteristics: Receiver

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>. See Figure 8.

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> - 0.6	V <sub>CC</sub> - 0.1		V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
V	Positive-going input threshold	V <sub>CC</sub> = 3.3 V		1.5	2.4	V
V <sub>IT+</sub>	voltage	V <sub>CC</sub> = 5 V		1.8	2.4	
V	Negative-going input threshold	V <sub>CC</sub> = 3.3 V	0.6	1.2		V
$V_{IT-}$	voltage	V <sub>CC</sub> = 5 V	0.8	1.5		V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )			0.3		V
I <sub>off</sub>	Output leakage current	EN = V <sub>CC</sub>		±0.05	±10	μA
r <sub>i</sub>	Input resistance	$V_1 = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5	7	kΩ

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

## 6.8 Switching Characteristics: Driver

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>. See Figure 8.

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>(2)</sup>	MAX	UNIT
	Maximum data rate	$C_L$ = 1000 pF, $R_L$ = 3 k $\Omega$ , One DOUT switching, see Figure 3		150	250		kbps
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	$C_L$ = 150 pF to 2500 pF, $R_L$ = Figure 4	$C_L$ = 150 pF to 2500 pF, $R_L$ = 3 k $\Omega$ to 7 k $\Omega$ , see Figure 4		300		ns
CD(tr)	Slew rate, transition region		C <sub>L</sub> = 150 pF to 1000 pF	6		30	\//uo
SR(tr)	(see Figure 3)	V	C <sub>L</sub> = 150 pF to 2500 pF	4		30	V/µs

Test conditions are C1-C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2-C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

## 6.9 Switching Characteristics: Receiver

over operating free-air temperature range (unless otherwise noted)(1). See Figure 8.

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C <sub>L</sub> = 150 pF, see Figure 5		300		ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	C <sub>L</sub> = 150 pF, see Figure 5		300		ns
t <sub>en</sub>	Output enable time	$C_L$ = 150 pF, $R_L$ = 3 k $\Omega$ , see Figure 6		200		ns
t <sub>dis</sub>	Output disable time	$C_L$ = 150 pF, $R_L$ = 3 k $\Omega$ , see Figure 6		200		ns
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	See Figure 5		300		ns


Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. Pulse skew is defined as |tPLH – tPHL| of each channel of the same device.


All typical values are at  $V_{CC}=3.3~V$  or  $V_{CC}=5~V$ , and  $T_A=25^{\circ}C$ . Pulse skew is defined as |tPLH - tPHL| of each channel of the same device.



# 6.10 Typical Characteristics

 $T_A = 25^{\circ} \text{ C}; V_{CC} = 3.3 \text{V}$ 






Submit Documentation Feedback

# TEXAS INSTRUMENTS


## 7 Parameter Measurement Information



NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \ \Omega$ , 50% duty cycle,  $t_\Gamma \le 10 \ ns$ .


Figure 3. Driver Slew Rate



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns.  $t_f \le 10$  ns.

Figure 4. Driver Pulse Skew




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_\Gamma \le 10$  ns,  $t_f \le 10$  ns.

Figure 5. Receiver Propagation Delay Times



## **Parameter Measurement Information (continued)**



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

Figure 6. Receiver Enable and Disable Times



## 8 Detailed Description

#### 8.1 Overview

The MAX3222 consists of two line drivers, two line receivers, and a dual charge-pump circuit with  $\pm 15$ -kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at data signaling rates up to 250 kbit/s and a maximum of 30-V/ $\mu$ s driver output slew rate.

The MAX3222 can be placed in the power-down mode by setting  $\overline{PWRDOWN}$  low, which draws only 1  $\mu A$  from the power supply. When the device is powered down, the receivers remain active while the drivers are placed in the high-impedance state. Also, during power down, the onboard charge pump is disabled; V+ is lowered to  $V_{CC}$ , and V- is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting EN high.

## 8.2 Functional Block Diagram




Figure 7. Logic Diagram (Positive Logic)



## 8.3 Feature Description

#### 8.3.1 Power

The power block increases, inverts, and regulates voltage at V+ and V- pins using a charge pump that requires four external capacitors.

#### 8.3.2 RS232 Driver

Two drivers interface standard logic level to RS232 levels. PWRDOWN input low turns driver off and PWRDOWN input high turns driver on. Both DIN inputs and PWRDOWN input must be valid high or low. Do not float logic input pins.

#### 8.3.3 RS232 Receiver

Two receivers interface RS232 levels to standard logic levels. An open input will result in a high out<u>put</u> on ROUT. Each RIN input includes an internal standard RS232 load. <u>EN</u> input low turns on both ROUT pins. EN input high puts both ROUT pins into high impedance state, output off. <u>EN</u> input must be valid high or low. Do not float logic input pins.

#### 8.4 Device Functional Modes

Driver and receiver outputs are controlled by the functional truth tables.

Table 1. Functional Table - Each Driver (1)

INPL	JTS	OUTPUT DOUT
DIN	PWRDOWN	001701 0001
X	L	Z
L	Н	Н
Н	Н	L

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

Table 2. Functional Table - Each Receiver (1)

INPL	JTS	OUTPUT ROUT
RIN	EN	OUTFOI ROUT
L	L	Н
Н	L	L
X	Н	Z
Open	L	Н

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off



## 9 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The MAX3222 interfaces a universal asynchronous receiver / transmitter (UART) to RS-232 port voltage levels. External capacitors are used to generate RS-232 compliant voltages. For proper operation, add capacitors as shown in Figure 8.

## 9.2 Typical Application

ROUT and DIN connect to UART or general purpose logic lines. RIN and DOUT lines connect to a RS232 connector or cable.



C3 can be connected to  $V_{CC}$  or GND.

Resistor values shown are nominal.

NC - No internal connection

Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

Figure 8. Recommended Application Schematic

## 9.2.1 Design Requirements

- Recommended V<sub>CC</sub> is 3.3 V or 5 V. 3 V to 5.5 V is also possible
- · Maximum recommended bit rate is 250 kbit/s.

Table 3. V<sub>CC</sub> vs Capacitor Values


VCC	C1	C2, C3, and C4
3.3 V ± 0.3 V	0.1 μF	0.1 μF
5 V ± 0.5 V	0.047 μF	0.33 μF
3 V ± 5.5 V	0.1 μF	0.47 μF



## 9.2.2 Detailed Design Procedure

- All DIN, PWRDOWN and EN inputs must be connected to valid low or high logic levels.
- Select capacitor values based on VCC level for best performance.

## 9.2.3 Application Curves



## 10 Power Supply Recommendations

V<sub>CC</sub> should be between 3 V and 5.5 V. Charge pump capacitors should be chosen using table in Table 3.

## 11 Layout

## 11.1 Layout Guidelines

Keep the external capacitor traces short. This is more important on C1 and C2 nodes that have the fastest rise and fall times. Make the impedance from MAX3222 ground pin and circuit board's ground plane as low as possible for best ESD performance. Use wide metal and multiple vias on both sides of ground pin



## 11.2 Layout Example




Figure 11. MAX3222 Layout

Submit Documentation Feedback



## 12 Device and Documentation Support

## 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MAX3222CDB	ACTIVE	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3222C	Samples
MAX3222CDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3222C	Samples
MAX3222CDBRE4	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3222C	Samples
MAX3222CDBRG4	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3222C	Samples
MAX3222CDW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3222C	Samples
MAX3222CDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3222C	Samples
MAX3222CDWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3222C	Samples
MAX3222CPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3222C	Samples
MAX3222CPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MA3222C	Samples
MAX3222IDB	ACTIVE	SSOP	DB	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples
MAX3222IDBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples
MAX3222IDBRE4	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples
MAX3222IDW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3222I	Samples
MAX3222IDWG4	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3222I	Samples
MAX3222IDWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3222I	Samples
MAX3222IPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples
MAX3222IPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples
MAX3222IPWRE4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MB3222I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 30-Dec-2020


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3222CDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
MAX3222CDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
MAX3222CPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
MAX3222IDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
MAX3222IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
MAX3222IPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

www.ti.com 30-Dec-2020



\*All dimensions are nominal

All ullilensions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX3222CDBR	SSOP	DB	20	2000	853.0	449.0	35.0
MAX3222CDWR	SOIC	DW	20	2000	367.0	367.0	45.0
MAX3222CPWR	TSSOP	PW	20	2000	853.0	449.0	35.0
MAX3222IDBR	SSOP	DB	20	2000	853.0	449.0	35.0
MAX3222IDWR	SOIC	DW	20	2000	367.0	367.0	45.0
MAX3222IPWR	TSSOP	PW	20	2000	853.0	449.0	35.0



SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated