SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007

 3:21 Data Channel Expansion at up to 178.5 Mbytes/s Throughput 	_	DGG PACKAGE (TOP VIEW)					
 Suited for SVGA, XGA, or SXGA Display Data Transmission From Controller to Display With Very Low EMI 	D17 [D18 [GND [1 2 3	47] V _{CC}] D16] D15			
 Three Data Channels and Clock Low-Voltage Differential Channels In and 21 Data and Clock Low-Voltage TTL Channels Out 	D19 [D19 [D20 [NC [LVDSGND [3 4 5 6 7	45 44 43] D14] GND] D13] V _{CC}			
 Operates From a Single 3.3-V Supply Tolerates 4-kV HBM ESD 	AOM [AOP]	8 9	41] D12] D11			
 Packaged in Thin Shrink Small-Outline Package (TSSOP) With 20-Mil Terminal Pitch 	A1M [A1P [LVDSV _{CC} [10 11 12	38 37] D10] GND] D9			
Consumes Less Than 1 mW When Disabled	LVDSGND [A2M [13 14		V _{CC} D8			
 Wide Phase-Lock Input Frequency Range of 31 MHz to 68 MHz 	A2IVI [A2P [CLKINM [14 15 16	34] D8] D7] D6			
 No External Components Required for PLL 	CLKINP [17					
 Inputs Meet or Exceed the Standard Requirements of ANSI EIA/TIA-644 Standard 	LVDSGND [PLLGND [PLLV _{CC} [18 19 20	30] D5] D4] D3			
 Improved Replacement for the DS90C364 and SN75LVDS86 	PLLGND [SHTDN [21 22		V _{CC} D2			
 Improved Jitter Tolerance See SN65LVDS86A-Q1 Data Sheet for 	CLKOUT [D0 [23 24] D1] GND			
Information About the Automotive							

Qualified Version

NC - Not connected

description

The SN65LVDS86A/SN75LVDS86A FlatLink[™] receiver contains three serial-in 7-bit parallel-out shift registers and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, '83, '84, or '85, over four balanced-pair conductors and expansion to 21 bits of single-ended low-voltage LVTTL synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at seven times the LVDS input clock (CLKIN) rate. The data is then unloaded to a 21-bit-wide LVTTL parallel bus at the CLKIN rate. The 'LVDS86A presents valid data on the falling edge of the output clock (CLKOUT).

The 'LVDS86A requires only four line-termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN75LVDS86A is characterized for operation over ambient free-air temperatures of 0° C to 70° C. The SN65LVDS86A is characterized for operation over the full Automotive temperature range of -40° C to 125° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2007, Texas Instruments Incorporated

SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007

functional block diagram





SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007



Figure 1. SN65LVDS86A/SN75LVDS86A Load and Shift Timing Sequences

equivalent input and output schematic diagrams





SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	–0.5 V to 4 V
Voltage range at any terminal	–0.5 V to V _{CC} + 0.5 V
Electrostatic discharge (see Note 2): All pins (Class 3A)	
All pins (Class 2B)	
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T _J	–40°C to 150°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 in) from case for 10 s	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the GND terminals unless otherwise noted.

2. This rating is measured using MIL-STD-883C Method, 3015.7.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR [‡]	T _A = 70°C	T _A = 125°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
DGG	1637 mW	13.1 mW/°C	1048 mW	327 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

recommended operating conditions (see Figure 2)

		MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}		3	3.3	3.6	V	
High-level input voltage, VIH (SHTDN)		2			V	
Low-level input voltage, VIL (SHTDN)				0.8	V	
Magnitude differential input voltage, VID		0.1		0.6	V	
Common-mode input voltage, VIC		$\frac{ V_{ID} }{2}$	2	$2.4 - \frac{ V_{ID} }{2}$	V	
Or write for sister and the T	SN75LVDS86A	0		70	^	
Operating free-air temperature, T _A	SN65LVDS86A			125	°C	

timing requirements

	MIN	NOM	MAX	UNIT
Cycle time, input clock, t_c §	14.7	t _c	32.4	ns

§ Parameter t_c is defined as the mean duration of a minimum of 32000 clock cycles.



SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007

	PARAMETER	TEST C	CONDITIONS	MIN	TYP†	MAX	UNIT
VIT+	Positive-going differential input threshold voltage					100	mV
VIT-	Negative-going differential input threshold voltage \ddagger			-100			mV
Vон	High-level output voltage	I _{OH} = -4 mA		2.4			V
VOL	Low-level output voltage	$I_{OL} = 4 \text{ mA}$				0.4	V
		Disabled,	All inputs to GND			280	μA
ICC	Quiescent current (average)	Enabled, AnM = 1.4 V,	'		33	40	
		Enabled, Grayscale pat t _C = 15.38 ns	CL = 8 pF, tern (see Figure 3),		43		mA
		Enabled, Worst-case pa t _C = 15.38 ns	C _L = 8 pF, attern (see Figure 4)		68		
Iн	High-level input current (SHTDN)	$V^{IH} = V^{CC}$				±20	μA
			SN75LVDS86A			±20	•
ΙIL	Low-level input current (SHTDN)	$V_{IL} = 0$	V _{IL} = 0 SN65LVDS86A			±25	μA
I	Input current A inputs	$0 \le V_I \le 2.4 V$				±20	μA
IOZ	High-impedance output current	VO = 0 or VCO	C			±10	μA

electrical characteristics over recommended operating conditions (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the negative-going input voltage threshold only.

switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t _{su}	Setup time, D0–D20 to CLKOUT \downarrow		5			ns
t _h	Data hold time, CLKOUT \downarrow to D0–D20	C _L = 8 pF, See Figure 5	5			ns
^t (RSKM)	Receiver input skew margin§ (see Figure 7)	t _c = 15.38 ns (±0.2%), ∣Input clock jitter∣ < 50 ps¶,	550	700		ps
t _d	Delay time, CLKIN \uparrow to CLKOUT \downarrow (see Figure 7)	V_{CC} = 3.3 V, t _c = 15.38 ns (±0.2%), T _A = 25°C	3	5	7	ns
t _{en}	Enable time, SHTDN to phase lock	See Figure 7		1		ms
^t dis	Disable time, SHTDN to off state	See Figure 8		400		ns
tt	Transition time, output (10% to 90% t_{f} or t_{f}) (data only)	CL = 8 pF		3		ns
tt	Transition time, output (10% to 90% t_{f} or $t_{f})$ (clock only)	CL = 8 pF		1.5		ns
tw	Pulse duration, output clock			0.50 t _C		ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

[§] The parameter t_(RSKM) is the timing margin available to allocate to the transmitter and interconnection skews and clock jitter. The value of this parameter at clock periods other than 15.38 ns can be calculated from t_{RSKM} = t_c/14 – 550 ps.

 \P [Input clock jitter] is the magnitude of the change in input clock period.



SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007

PARAMETER MEASUREMENT INFORMATION



Figure 2. Voltage Definitions







NOTE A: The worst-case test pattern produces nearly the maximum switching frequency for all of the LVTTL outputs.

Figure 4. Worst-Case Test-Pattern Waveforms



SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007



Figure 5. Setup and Hold Time Waveforms



SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007



PARAMETER MEASUREMENT INFORMATION

NOTE A: CLKIN is advanced or delayed with respect to data until errors are observed at the receiver outputs. The advance or delay is then reduced until there are no data errors observed. The magnitude of the advance or delay is t_(RSKM).

Figure 6. Receiver Input Skew Margin, Setup/Hold Time, and Delay Time Definitions



SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007



PARAMETER MEASUREMENT INFORMATION





SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007



Figure 9. RMS Grayscale I_{CC} vs Clock Frequency



SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007



APPLICATION INFORMATION

NOTES: A. The four 100- Ω terminating resistors are recommended to be 0603 types. B. NA - not applicable, these unused inputs should be left open.

Figure 10. 18-Bit Color Host to Flat Panel Display Application



SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007



APPLICATION INFORMATION

NOTES: A. The four $100-\Omega$ terminating resistors are recommended to be 0603 types. B. NA - not applicable, these unused inputs should be left open.

Figure 11. 24-Bit Color Host to 18-Bit Color LCD Panel Display Application

See the *FlatLink*[™] *Designer's Guide* (SLLA012) for more application information.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		5		,	(2)	(6)	(3)		(4,5)	
SN65LVDS86AQDGG	ACTIVE	TSSOP	DGG	48	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	65LVDS86AQ	Samples
SN65LVDS86AQDGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	65LVDS86AQ	Samples
SN75LVDS86ADGG	ACTIVE	TSSOP	DGG	48	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS86A	Samples
SN75LVDS86ADGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		SN75LVDS86A	Samples
SN75LVDS86ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		SN75LVDS86A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

10-Dec-2020

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65LVDS86A :

• Automotive: SN65LVDS86A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS86AQDGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN75LVDS86ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS86AQDGGR	TSSOP	DGG	48	2000	350.0	350.0	43.0
SN75LVDS86ADGGR	TSSOP	DGG	48	2000	350.0	350.0	43.0

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated