











TCA9509

ZHCS352C -AUGUST 2011-REVISED DECEMBER 2017

TCA9509 电平转换 I²C 和 SMBUS 总线中继器

1 特性

- 两通道双向缓冲器
- 与 I²C 总线和系统管理总线 (SMBus) 兼容
- B侧工作电源电压范围为 2.7V 至 5.5V
- A侧工作电源电压范围为 0.9V 至 5.5V
- 可将电压电平从 0.9V 5.5V 转换到 2.7V 5.5V
- 高电平有效的中继器启用输入
- 低电压端口 A 上无需使用外部上拉电阻器
- 漏极开路 I²C I/O
- 5.5V 耐压 I²C 和使能输入支持混合模式信号操作
- 无死锁运行
- 可适应标准模式和快速模式 I2C 器件和多重主控
- 支持中继器上的仲裁及时钟延伸
- 断电高阻抗 I²C 总线引脚
- 支持 400kHz 快速 I2C 总线运行速度
- 可提供
 - 1.6mm x 1.6mm、0.4mm 高度、0.5mm 间距 QFN 封装
 - 3mm x 3mm 行业标准 MSOP 封装
- 锁断性能超过 100mA,符合 JESD 78 II 类规范的 要求
- 静电放电 (ESD) 保护性能超过 JESD 22 规范的要求
 - 2000V 人体放电模型 (A114-A)
 - 1000V 充电器件模型 (C101)

2 应用

- 服务器
- 路由器(电信交换设备)
- 工业设备
- 产品包含多个 I²C 从属器件和/或长 PCB 布线

3 说明

TCA9509是一款适用于 I²C/SMBus 系统的 I²C 总线 /SMBus 中继器。此器件还可在混合模式应用中提供低电压(低至 0.9V)和较高电压(2.7V 至 5.5V)间的双向电压电平转换(上行转换/下行转换)。电平转换期间,这个器件在不损失系统性能的情况下可扩展 I²C 和相似的总线系统。

TCA9509 可缓冲 I²C 总线上的串行数据 (SDA) 和串行时钟 (SCL) 信号,因此支持 B 侧 400pF 的总线电容。这款器件也可用于将总线隔离为电压和电容两部分。


TCA9509 具有两类驱动器: A 侧驱动器和 B 侧驱动器。所有输入和 B 侧 I/O 都能够承受 5.5V 的过压。当器件未通电时(VCCB 和/或 VCCA = 0V), A 侧 I/O 也能承受 5.5V 的过压。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
T040500	VSSOP (8)	3.00mm × 3.00mm
TCA9509	X2QFN (8)	1.60mm x 1.60mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

简化原理图



Copyright © 2017, Texas Instruments Incorporated



	ats ta			
1	特性 1		9.2 Functional Block Diagram	
2	应用 1		9.3 Feature Description	9
3	说明 1		9.4 Device Functional Modes	9
4	修订历史记录 2	10	Application and Implementation	10
5	说明(续)3		10.1 Application Information	
6	Pin Configuration or Functions		10.2 Typical Application	10
7	Specifications	11	Power Supply Recommendations	13
•	7.1 Absolute Maximum Ratings	12	Layout	14
	7.2 ESD Ratings		12.1 Layout Guidelines	14
	7.3 Recommended Operating Conditions		12.2 Layout Example	14
	7.4 Thermal Information	13	器件和文档支持	15
	7.5 Electrical Characteristics		13.1 接收文档更新通知	15
	7.6 Timing Requirements5		13.2 社区资源	15
	7.7 I ² C Interface Timing Requirements		13.3 商标	15
8	Parameter Measurement Information		13.4 静电放电警告	15
9			13.5 Glossary	15
9	Detailed Description 8 9.1 Overview 8	14	机械、封装和可订购信息	15

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision B (January 2012) to Revision C Page 添加了 ESD 额定值 表、特性 说明部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文 Updated Bus B (2.7-V to 5.5-V Bus) Waveform 6 Changes from Revision A (October 2011) to Revision B **Page** 已添加 在数据表中增加了 DGK 封装和封装信息。....... 1 Changes from Original (August 2011) to Revision A **Page** 已更改 更改了 特性 中 A 侧工作电源电压范围值误差。将"A 侧 2.7V 至 V_{CCB} - 1V"更改成了"A 侧 0.9V 至 V_{CCB} - 1V"。 1





5 说明 (续)

总线端口 B 驱动器兼容 SMBus I/O 电平,而 A 侧则使用电流检测机制检测阻止总线锁定的输入或输出低电平信号。A 侧为上拉和 200Ω 下拉驱动器提供 1mA 电流源。这使 A 侧低电平能适应更小的电压摆幅。A 侧内部缓冲器的输出下拉低电平设定为 0.2V 左右,而内部缓冲器设定的输入阈值比输出电压低电平大约低 50mV。尽管 A 侧 I/O 为内部低电平驱动,但该低电平不被识别为输入低电平。这能够避免发生锁定条件。B 侧输出下拉驱动硬低电平,输入电平设定为 0.3 SMBus 或 I²C 总线电压电平,使 B 侧可以连接到任何其他 I²C 总线器件或缓冲器。

TCA9509 驱动器未启用,除非 V_{CCA} 高于 0.8V 且 V_{CCB} 高于 2.5V。启用 (EN) 引脚也可用于在系统控制下启用和 关闭驱动器。请注意,只能在总线空闲时更改 EN 引脚的状态。

6 Pin Configuration or Functions





Pin Functions

P	IN	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
V _{CCA}	1	Supply	A-side supply voltage (0.9 V to 5.5 V)
SCLA	2	I/O	Serial clock bus, A side.
SDAA	3	I/O	Serial data bus, A side.
GND	4	Supply	Supply ground
EN	5	Input	Active-high repeater enable input
SDAB	6	I/O	Serial data bus, B side. Connect to V _{CCB} through a pull-up resistor.
SCLB	7	I/O	Serial clock bus, B side. Connect to V _{CCB} through a pull-up resistor.
V _{CCB}	8	Supply	B-side and device supply voltage (2.7 V to 5.5 V)
Thermal Attach Pad	-	-	Thermal Attach Pad is not electrically connected and it is recommended to be attached to GND for best thermal performance. This is for the RVH package only.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V_{CCB}	Supply voltage		-0.5	6	٧
V_{CCA}	Supply voltage		-0.5	6	٧
V_{I}	Enable input voltage (2)		-0.5	6	٧
V _{I/O}	I ² C bus voltage ⁽²⁾		-0.5	6	V
I _{IK}	Input clamp current	V _I < 0		-20	^
I _{OK}	Output clamp current	V _O < 0		-20	mA mA
P _d	Max power dissipation			100	mW
T_{J}	Junction temperature			125	ů
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
., Electrostatic	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	.,
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{CCA}	Supply voltage, A-side bus		0.9 ⁽¹⁾	5.5	V
V_{CCB}	Supply voltage, B-side bus		2.7	5.5	V
		SDAA, SCLA	0.7 × V _{CCA}	V_{CCA}	
V_{IH}	High-level input voltage	SDAB, SCLB	0.7 × V _{CCB}	5.5	V
		EN	$0.7 \times V_{CCA}$	5.5	
		SDAA, SCLA	-0.5	0.3	
V_{IL}	Low-level input voltage	SDAB, SCLB	-0.5	$0.3 \times V_{CCB}$	V
		EN	-0.5	0.3 × V _{CCA}	
	Lauren autout aussaut	SDAA, SCLA		10	μΑ
l _{OL}	Low-level output current	SDAB, SCLB		6	mA
T _A	Operating free-air temperature		-40	85	°C

(1) Low-level supply voltage

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

		TCA	TCA9509		
	THERMAL METRIC ⁽¹⁾	RVH (X2QFN)	DGK (VSSOP)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	160.3	222.9	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	66.4	109.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	115.9	144.5	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.8	34.5	°C/W	
ΨЈВ	Junction-to-board characterization parameter	116.2	142.7	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	80.5	n/a	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

 $V_{CCB} = 2.7 \text{ V}$ to 5.5 V, $V_{CCA} = 0.9 \text{ V}$ to $(V_{CCB}-1)$, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IK}	Input clamp voltage		I _I = -18 mA	-1.5		-0.5	V
V	Low-level output voltage	SDAA, SCLA	$\begin{split} I_{OL} &= 10 \; \mu A, \\ V_{ILA} &= V_{ILB} = 0 \; V, \\ V_{CCA} &= 0.9 \; to \; 1.2 \; V \end{split}$		0.18	0.25	V
V _{OL}	Low-level output voltage	SDAA, SCLA	$\begin{split} I_{OL} &= 20 \; \mu\text{A}, \\ V_{ILA} &= V_{ILB} = 0 \; \text{V}, \\ 1.2 \text{V} &< V_{CCA} \leq (V_{CCB} - 1 \; \text{V}) \end{split}$		0.2	0.3	V
$V_{OL} - V_{ILc}$	Low-level input voltage below low-level output voltage	SDAA, SCLA			50		mV
V	SDA and SCL low-level input	SDAA SCLA	V _{CCA} ≥ 1.5 V and V _{CCB} ≥ 3.15 V	110	150		mV
V _{ILc}	voltage contention	SDAA, SCLA	V _{CCA} < 1.5 V or V _{CCB} < 3.15 V	50	100		
V _{OLB}	Low-level output voltage	SDAB, SCLB	I _{OL} = 6 mA		0.1	0.2	V
	Quiescent supply current for V		All port A Static high	0.25	0.45	0.9	mA
I _{CC}	Quiescent supply current for V	CCA	All port A Static low	1.25			mA
I _{CC}	Quiescent supply current for V	Quiescent supply current for V _{CCB}		0.5	0.9	1.1	mA
		SDAB, SCLB	$V_I = V_{CCB}$			±1	
		SDAB, SCLB	V _I = 0.2 V			10	
	Input leakage current	CDAA COLA	$V_I = V_{CCA}$			±1	μА
I _I	input leakage current	SDAA, SCLA	V _I = 0.2 V			10	
		EN	$V_I = V_{CCB}$			±1	
		EIN	V _I = 0.2 V			-10	
	High-level output leakage	SDAB, SCLB	V - 2 6 V			10	^
I _{OH}	current	SDAA, SCLA	V _O = 3.6 V			10	μА
C _{IOA}	I/O capacitance of A-side	SCLA, SDAA	V _I = 0 V		6.5	7	pF
C _{IOB}	I/O capacitance of B-side	SCLB, SDAB	$V_I = 0 V$	5.5		6.2	pF

7.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

		MIN MA	X UNIT
t _{su}	Setup time, EN high before Start condition ⁽¹⁾	100	ns
t _h	Hold time, EN high after Stop condition ⁽¹⁾	100	ns

⁽¹⁾ EN should change state only when the global bus and the repeater port are in an idle state.

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



7.7 I²C Interface Timing Requirements

 $T_A = -40$ °C to 85°C (unless otherwise noted)

	PARAMETI	ER	V _{CCA} (INPUT)	V _{CCB} (OUTPUT)	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
	Drangation dalay	port A to port B	101/	E \/	EN High	123.1	127.2	132.8	
t _{PHL}	Propagation delay	port B to port A	1.9 V 5 V	EN High	88.1	88.8	89.8	ns	
4	Danas antina dalam	port A to port B	4.0.1/	5.1/	FALLUA	122.6	125.7	131.7	
t _{PLH}	Propagation delay	port B to port A	1.9 V	5 V	EN High	123	124.1	126.9	ns
4	T	port A	4.0.1/	5.1/	FALLUA	40.1	40.9	41.9	
t _{rise}	Transition time	port B	1.9 V	5 V	EN High	57.3	57.5	58.4	ns
4	T	port A	4.0.1/	5.1/	TALLE-6	14.5	16.4	17.9	
t _{fall}	Transition time	port B	1.9 V	5 V	EN High	18.7	19.4	20.2	ns
t _{PLH2}	Propagation delay 50% of initial low on Port A to 1.5 V on Port B	port A to port B	1.9 V	5 V		176	177.3	178	ns
f _{MAX}	Maximum switching frequency					400			KHz

(1) Typical values were measured with $V_{CCA} = V_{CCB} = 2.7 \text{ V}$ at $T_A = 25^{\circ}\text{C}$, unless otherwise noted.




Figure 1. Bus A (0.9-V to 5.5-V Bus) Waveform






Figure 2. Bus B (2.7-V to 5.5-V Bus) Waveform



8 Parameter Measurement Information



PIN	CL
SCLA, SDAA (A-side)	50 pF
SDAB, SCLB (B-side)	50 pF



- A. R_T termination resistance should be equal to Z_{OUT} of pulse generators.
- B. C_L includes probe and jig capacitance.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 3. Test Circuit and Voltage Waveforms



9 Detailed Description


9.1 Overview

This TCA9509 integrated circuit is an I²C bus/SMBus Repeater for use in I²C/SMBus systems. It can also provide bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I²C and similar bus systems to be extended, without degradation of performance even during level shifting.

The TCA9509 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I²C bus, thus allowing 400-pF bus capacitance on the B-side. This device can also be used to isolate two halves of a bus for voltage and capacitance.

The TCA9509 has two types of drivers – A-side drivers and B-side drivers. All inputs and B-side I/O's are overvoltage tolerant to 5.5 V. The A-side I/O's are overvoltage tolerant to 5.5 V when the device is unpowered (V_{CCB} and/or $V_{\text{CCA}} = 0\text{V}$).

9.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



9.3 Feature Description

9.3.1 Two-Channel Bidirectional Buffer

The TCA9509 is a two-channel bidirectional buffer with level-shifting capabilities, featuring an integrated current source on the A-side.

9.3.2 Integrated A-Side Current Source

The A-side ports of the TCA9509 feature an integrated 1 mA current source, eliminating the need for external pull-up resistors on SDAA and SCLA.

9.3.3 Standard Mode and Fast Mode Support

The TCA9509 supports standard mode as well as fast mode I²C. The maximum system operating frequency will depend on system design and delays added by the repeater.

9.4 Device Functional Modes

Table 1 lists the functional modes for the TCA9509.

Table 1. Function Table

INPUT EN	FUNCTION
L	Outputs disabled
Н	SDAA = SDAB SCLA = SCLB



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TCA9509 is 5-V tolerant, so it does not require any additional circuitry to translate between 0.9-V to 5.5-V bus voltages and 2.7-V to 5.5-V bus voltages.

When the B-side of the TCA9509 is pulled low by a driver on the I^2C bus and the falling edge goes below 0.3 V_{CCB} , it causes the internal driver on the A-side to turn on, causing the A-side to pull down to about 0.2 V_{CCB} . When the A-side of the TCA9509 falls, a comparator detects the falling edge and causes the internal driver on the B-side to turn on and pull the B-side pin down to ground. In order to illustrate what would be seen in a typical application, refer to Figure 1. If the bus master in Figure 4 were to write to the slave through the TCA9509, waveforms shown in Figure 2 would be observed on the B bus. This looks like a normal I^2C bus transmission, except that the high level may be as low as 0.9 V, and the turn on and turn off of the acknowledge signals are slightly delayed.

On the A-side bus of the TCA9509, the clock and data lines would have a positive offset from ground equal to the V_{OL} of the TCA9509. After the eighth clock pulse, the data line is pulled to the V_{OL} of the master device, which is close to ground in this example. At the end of the acknowledge, the level rises only to the low level set by the driver in the TCA9509 for a short delay, while the B-bus side rises above 0.3 V_{CCB} and then continues high. It is important to note that any arbitration or clock stretching events require that the low level on the A-bus side at the input of the TCA9509 (V_{IL}) be at or below V_{ILC} to be recognized by the TCA9509 and then transmitted to the B-bus side.

10.2 Typical Application




Figure 4. Typical Application, A-side Connected to Master

10.2.1 Design Requirements

A typical application is shown in Figure 4. In this example, the system master is running on a 1.2-V I^2C bus, and the slave is connected to a 3.3-V bus. Both buses run at 400 kHz. Master devices can be placed on either bus. For the level translating application, the following should be true: $V_{CCA} \le (V_{CCB} - 1 \text{ V})$

- V_{CCA} = 0.9 V to 5.5 V
- V_{CCB} = 2.7 to 5.5 V
- A-side ports must not be connected together
- Pullup resistors should not be placed on the A-side ports



Typical Application (continued)

10.2.2 Detailed Design Procedure

10.2.2.1 Clock Stretching Support

The TCA9509 can support clock stretching, but care needs to be taken to minimize the overshoot voltage presented during the hand-off between the slave and master. This is best done by increasing the pull-up resistor value on B-side ports.

10.2.2.2 V_{ILC} and Pulldown Strength Requirements

For the TCA9509 to function correctly, all devices on the A-side must be able to pull the A-side below the voltage input low contention level $(V_{\parallel C})$. This means that the $V_{O\parallel}$ of any device on the A-side must be below $V_{\parallel C}$ min.

The V_{OL} can be adjusted by changing the I_{OL}through the device which is set by the pull-up resistance value. The pull-up resistance on the A-side must be carefully selected to ensure that the logic levels will be transferred correctly to the B-side.




Figure 5. Typical Star Application

Multiple B-sides of TCA9509 s can be connected in a star configuration, allowing all nodes to communicate with each other. The A-sides should not be connected together when used in a star/parallel configuration.



Typical Application (continued)




Figure 6. Typical Series Application, Two B-Sides Connected Together




Figure 7. Typical Series Application, A-side Connected to B-Side

To further extend the I^2C bus for long traces/cables, multiple TCA9509 devices can be connected in series as long as the A-side is connected to the B-side and $V_{CCA} \le (V_{CCB} - 1 \text{ V})$ must also be met. Series connections can also be made by connecting both B-sides together while following power supply rule $V_{CCA} \le (V_{CCB} - 1 \text{ V})$. I^2C bus slave devices can be connected to any of the bus segments. The number of devices that can be connected in series is limited by repeater delay/time-of-flight considerations on the maximum bus speed requirements.



11 Power Supply Recommendations

 V_{CCB} and V_{CCA} can be applied in any sequence at power up. The TCA9509 includes a power-up circuit that keeps the output drivers turned off until V_{CCB} is above 2.5 V and the V_{CCA} is above 0.8 V. After power up and with the EN high, a low level on the B-side (below 0.3 × V_{CCB}) turns the corresponding A-side driver (either SDA or SCL) on and drives the A-side down to approximately 0.2 V. When the B-side rises above 0.3 × V_{CCB} , the A-side pull-down driver is turned off and the external pull-up resistor pulls the pin high. When the A-side falls first and goes below 0.3 × V_{CCA} , the B-side driver is turned on and the B-side pulls down to 0 V. The A-side pull-down is not enabled unless the A-side voltage goes below 0.4 V. If the A-side low voltage does not go below 0.5 V, the B-side driver turns off when the A-side voltage is above 0.7 × V_{CCA} . If the A-side low voltage goes below 0.4 V, the A-side pull-down driver is enabled, and the A-side is able to rise to only 0.5 V until the B-side rises above 0.3 × V_{CCB} .

A 100nF a decoupling capacitor should be placed as close to the V_{CCA} and V_{CCB} pins in order to provide proper filtering of supply noise.



12 Layout

12.1 Layout Guidelines

There are no special layout procedures required for the TCA9509. It is recommended that the decoupling capacitors be placed as close to the VCC pins as possible.

12.2 Layout Example




Figure 8. Example Layout



13 器件和文档支持

13.1 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

13.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

13.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。

www.ti.com 22-Apr-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TCA9509DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(7KO, 7KQ)	Samples
TCA9509MRVHR	ACTIVE	X2QFN	RVH	8	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	7K	Samples
TCA9509RVHR	ACTIVE	X2QFN	RVH	8	5000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	7K	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 22-Apr-2021

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9509DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TCA9509MRVHR	X2QFN	RVH	8	5000	180.0	8.4	1.8	1.8	0.5	4.0	8.0	Q1
TCA9509RVHR	X2QFN	RVH	8	5000	180.0	8.4	1.8	1.8	0.5	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020




*All dimensions are nominal

7 til diriteriorene dre memiliar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9509DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
TCA9509MRVHR	X2QFN	RVH	8	5000	183.0	183.0	20.0
TCA9509RVHR	X2QFN	RVH	8	5000	202.0	201.0	28.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Exposed tie bars may vary in size and location.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司