

www.ti.com SLLS921-NOVEMBER 2008

5-V ECL Differential Receiver

FEATURES

- Differential PECL/NECL Receiver
- Operating Range
 - PECL: V_{CC} = 4.2 V to 5.7 V With V_{EE} = 0 V
 - NECL: $V_{CC} = 0$ V With $V_{EE} = -4.2$ V to -5.7 V
- 250-ps Propagation Delay
- Support for Clock Frequencies >2 GHz
- Deterministic Output Value for Open Input Conditions
- Built-In Temperature Compensation
- Drop-In Compatible With MC10EL16, MC100EL16
- Built-In Input Pulldown Resistors

APPLICATIONS

• Data and Clock Transmission Over Backplane

DESCRIPTION

The SN65EL16 is a differential PECL/ECL receiver with PECL/ECL output. The device includes circuitry to hold Q to a low logic level when the inputs are in an open condition.

The V_{BB} pin is a reference voltage output for the device. When the device is used in the single-ended mode, the unused input should be tied to V_{BB} . This reference voltage can also be used to bias the input when it is ac coupled. When the V_{BB} pin is used, place a 0.01- μ F decoupling capacitor between V_{CC} and V_{BB} . Also, limit the sink/source current to <0.5 mA to V_{BB} . Leave V_{BB} open when it is not used.

The SN65EL11 is housed in an industry-standard SOIC-8 package and is also available in a TSSOP-8 package.

PINOUT ASSIGNMENT

D-8, DGK-8 Package (Top View)




Table 1. Pin Description

PIN	FUNCTION
D, \overline{D}	PECL/ECL data inputs
Q, Q	PECL/ECL outputs
V_{CC}	Positive supply
V _{EE}	Negative supply
V_{BB}	Reference voltage output

ORDERING INFORMATION(1)

PART NUMBER	PART MARKING	PACKAGE	LEAD FINISH
SN65EL16D	SN65EL16	SOIC	NiPdAu
SN65EL16DGK	SN65EL16	SOIC-TSSOP	NiPdAu

(1) Leaded device options not initially available; contact a sales representative for further details.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS(1)

PARAMETER	CONDITIONS	VALUE	UNIT				
Absolute PECL-mode supply voltage, V _{CC}	V _{EE} = 0 V	6	V				
Absolute NECL-mode supply voltage, V _{EE}	V _{CC} = 0 V	-6	V				
Sink/source current, V _{BB}		±0.5	mA				
PECL-mode input voltage	V _{EE} = 0 V; V _I ≤ V _{CC}	6	V				
NECL-mode input voltage	$V_{CC} = 0 \text{ V}; V_{I} \ge V_{EE}$	-6	V				
Output ourrent	Continuous	50	mA				
Output current	Fource current, V_{BB} ± 0.5 -mode input voltage $V_{EE} = 0 \text{ V}; V_1 \leq V_{CC}$ 6 -mode input voltage $V_{CC} = 0 \text{ V}; V_1 \geq V_{EE}$ -6 It current $C_{COTINUOUS}$ $C_{COTINUO$	100	mA				
Operating temperature range	Operating temperature range						
Storage temperature range		-65 to 150	°C				

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

POWER DISSIPATION RATINGS

PACKAGE	CIRCUIT-BOARD POWER RATI $T_A < 25^{\circ}C$ (m		THERMAL RESISTANCE, JUNCTION-TO-AMBIENT, NO AIRFLOW	DERATING FACTOR T _A > 25°C (mW/°C)	POWER RATING T _A = 85°C (mW)
2010	Low-K	719	139	7	288
SOIC	High-K	840	119	8	336
COIC TECOD	Low-K	469	213	5	188
SOIC-TSSOP	High-K	527	189	5	211

THERMAL CHARACTERISTICS

	PARAMETER	PACKAGE	VALUE	UNIT		
0	Junction-to-board thermal resistance	SOIC	79	°C/W		
$\theta_{\sf JB}$	Junction-to-board thermal resistance	SOIC-TSSOP	120	C/VV		
0	Junction-to-case thermal resistance	SOIC	98	°C/W		
θ_{JC}	Junction-to-case thermal resistance	SOIC-TSSOP	74	- C/VV		

KEY ATTRIBUTES

CHARACTERISTICS	VALUE							
Internal input pulldown resistor	75 kΩ							
Moisture sensitivity level	Level 1							
Flammability rating (oxygen index: 28 to 34)	UL 94 V-0 at 0.125 in							
ESD—human-body model	4 kV							
ESD—machine model	200 V							
ESD—charged-device model	2 kV							
Meets or exceeds JEDEC Spec EIA/JESD78 latchup test								

Submit Documentation Feedback

SLLS921-NOVEMBER 2008 www.ti.com

PECL DC CHARACTERISTICS(1) (V_{CC} = 5 V; V_{EE} = 0 V)(2)

	PARAMETER	-	-40°C			25°C			85°C		UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
I _{EE}	Power-supply current		15	20		15	20		19	23	mA
V_{OH}	Output HIGH voltage (3)	3915		4120	3915	4011	4120	3915		4120	mV
V _{OL}	Output LOW voltage (3)	3170		3380	3170	3252	3380	3170		3380	mV
V _{IH}	Input HIGH voltage (single-ended)	3835		4120	3835		4120	3835		4120	mV
V_{IL}	Input LOW voltage (single-ended)	3190		3525	3190		3525	3190		3525	mV
V_{BB}	Output reference voltage	3.62		3.74	3.62		3.74	3.62		3.74	V
V _{IHCMR}	Input HIGH voltage, common-mode range (differential) ⁽⁴⁾	2.5		4.6	2.5		4.6	2.5		4.6	V
I _{IH}	Input HIGH current			150		60	150			150	μΑ
I _{IL}	Input LOW current	0.5			0.5	64		0.5			μΑ

- (1) The device meets the specifications after thermal balance has been established when mounted in a socket or printed-circuit board with maintained transverse airflow greater than 500 lfpm (2.54 m/s). Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and are not valid simultaneously.

- Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.8 V /-0.5 V. Outputs are terminated through a 50- Ω resistor to V_{CC} 2 V. V_{IHCMR} min varies 1:1 with V_{EE} ; V_{IHCMR} max varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the more-positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP} min and 1 V.

NECL DC CHARACTERISTICS(1) (V_{CC} = 0 V; V_{EE} = 5 V)(2)

	PARAMETER		–40°C			25°C			85°C		UNIT
			TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
I _{EE}	Power-supply current		15	20		15	20		19	23	mA
V _{OH}	Output HIGH voltage (3)	-1085		-880	-1085	-988	-880	-1085		-880	mV
V _{OL}	Output LOW voltage (3)	-1830		-1620	-1830	-1747	-1620	-1830		-1620	mV
V _{IH}	Input HIGH voltage (single-ended)	-1165		-880	-1165		-880	-1165		-880	mV
V _{IL}	Input LOW voltage (single-ended)	-1810		-1475	-1810		-1475	-1810		-1475	mV
V _{BB}	Output reference voltage	-1.38		-1.26	-1.38		-1.26	-1.38		-1.26	V
V _{IHCMR}	Input HIGH voltage, common-mode range (differential) ⁽⁴⁾	-2.5		-0.4	-2.5		-0.4	-2.5		-0.4	V
I _{IH}	Input HIGH current			150			150			150	μΑ
I _{IL}	Input LOW current	0.5			0.5			0.5			μΑ

- (1) The device meets the specifications after thermal balance has been established when mounted in a socket or printed-circuit board with maintained transverse airflow greater than 500 lfpm (2.54 m/s). Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and are not valid simultaneously.
- Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.8 V /-0.5 V.
- Outputs are terminated through a 50- Ω resistor to V_{CC} 2 V.
- VIHCMR min varies 1:1 with VEE; VIHCMR max varies 1:1 with VCC. The VIHCMR range is referenced to the more-positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP} min and 1 V.

Copyright © 2008, Texas Instruments Incorporated



AC CHARACTERISTICS⁽¹⁾ ($V_{CC} = 5 \text{ V}$; $V_{EE} = 0 \text{ V}$ or $V_{CC} = 0 \text{ V}$; $V_{EE} = -5 \text{ V}$)⁽²⁾

	PARAMETER			–40°C			25°C		85°C			UNIT
	TANAMETER				MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
f _{MAX}	Maximum switching frequence		3.5			3.5			3.4		GHz	
t/t Pro	Propagation delay to output	Diff mode (see Figure 3)	200		300	200		300	200		300	20
t _{PLH} /t _{PHL}	Propagation delay to output	SE mode (see Figure 2)	75								405	ps
t _{SKEW}	Duty cycle skew ⁽⁴⁾			5	20		5	20		5	20	ps
t _{JITTER}	TTER Random clock jitter (RMS)			0.2			0.2			0.2		ps
V _{PP}	Input swing ⁽⁵⁾ (see Figure 4)				1000	150		1000	150		1000	mV
t _r /t _f	Output rise/fall times Q (20%	-80%) (see Figure 5)	100		250	100		250	100		250	ps

- (1) The device meets these specifications after thermal equilibrium has been established when mounted in a test socket or printed-circuit board with maintained transverse airflow greater than 500 lfpm (2.54 m/s). Electrical parameters are assured only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and are not valid simultaneously. Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.8 V /-0.5 V.
- Maximum switching frequency is measured at an output amplitude of 300 mV.
- Duty-cycle skew is the difference between a t_{PLH} and t_{PHL} propagation delay through a device.
- V_{PP(min)} is the minimum input swing for which ac parameters assured.

Typical Termination for Output Driver




Figure 1. Typical Termination for Output Driver

Submit Documentation Feedback

T0404-01

www.ti.com




Figure 2. Single-Ended Propagation Delay




Figure 3. Differential Propagation Delay




Figure 4. Input Voltage Swing




Figure 5. Output Rise and Fall Times






Figure 6.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN65EL16D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	EL16	Samples
SN65EL16DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SIOI	Samples
SN65EL16DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SIOI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Nov-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65EL16DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 7-Nov-2020




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65EL16DGKR	VSSOP	DGK	8	2500	853.0	449.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated