

# LM5155x-Q1 2.2MHz 宽输入非同步升压、SEPIC、反激式控制器

## 1 特性

- 符合面向汽车应用的 AEC-Q100 标准
  - 器件温度等级 1:  $-40^{\circ}\text{C}$  至  $+125^{\circ}\text{C}$   $T_A$
- 适用于汽车和便携式电池应用的 宽输入运行范围
  - 3.5V 至 45V 运行范围
  - 当  $\text{BIAS} = \text{VCC}$  时, 为 2.97V 至 16V
  - $\text{BIAS}$  电压大于等于 3.5V 时最小升压电源电压为 1.5V
  - 高达 50V 的输入瞬态保护
- 最小电池消耗
  - 低关断电流 ( $I_Q \leq 2.6\mu\text{A}$ )
  - 低工作电流 ( $I_Q \leq 480\mu\text{A}$ )
- 解决方案尺寸小、成本低
  - 最大开关频率为 2.2MHz
  - 具有可湿侧面的 12 引脚 WSON 封装 (3mm x 2mm)
  - 集成的误差放大器支持在没有光耦合器的情况下进行初级侧稳压 (反激)
  - 启动期间下冲最小化 (启停应用)
- 低功耗、高效率
  - 100mV  $\pm 7\%$  低限流阈值
  - 强大的 1.5A 峰值标准 MOSFET 驱动器
  - 支持外部 VCC 电源
- 避免 AM 频带干扰和串扰
  - 可选的时钟同步
  - 100kHz 至 2.2MHz 的动态可编程开关频率
- 集成式保护 特性
  - 在输入电压范围内具有恒定峰值电流限制
  - 可选间断模式短路保护 (参阅 [器件比较表](#))
  - 可编程线路 UVLO
  - OVP 保护
  - 热关断
- 精确的  $\pm 1\%$  精度反馈基准
- 可编程额外斜率补偿
- 可调节软启动
- PGOOD 指示器

- 使用 LM5155x 并借助 [WEBENCH®](#) 电源设计器创建定制设计方案

## 2 应用

- 汽车启停应用
- 高电压激光雷达电源
- 在没有光耦合器的情况下实现多输出反激
- 汽车尾灯 LED 偏置电源
- 宽输入升压、SEPIC 和反激式电源模块
- 便携式扬声器应用
- 电池供电的升压、SEPIC 和反激式应用

## 3 说明

LM5155x-Q1 (LM5155-Q1 和 LM51551-Q1) 器件是一款采用峰值电流模式控制的宽输入范围非同步升压控制器。该器件可用于升压、SEPIC 和反激式拓扑。


如果  $\text{BIAS}$  引脚连接到  $\text{VCC}$  引脚, 则 LM5155x-Q1 器件可由电压至少为 2.97V 的单节电池启动。如果  $\text{BIAS}$  引脚电压高于 3.5V, 则该器件可在输入电源电压低至 1.5V 时运行。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
LM5155x-Q1	WSON (12)	3.00mm x 2.00mm

(1) 要了解所有可用封装, 请参见数据表末尾的可订购产品附录。

典型升压应用



## 目录

1	特性 .....	1	9.4	Device Functional Modes.....	24
2	应用 .....	1	10	<b>Application and Implementation.....</b>	<b>25</b>
3	说明 .....	1	10.1	Application Information.....	25
4	修订历史记录 .....	2	10.2	Typical Application .....	25
5	说明（续） .....	3	10.3	System Examples .....	29
6	<b>Device Comparison Table .....</b>	<b>3</b>	11	<b>Power Supply Recommendations .....</b>	<b>35</b>
7	<b>Pin Configuration and Functions .....</b>	<b>4</b>	12	<b>Layout.....</b>	<b>36</b>
8	<b>Specifications.....</b>	<b>5</b>	12.1	Layout Guidelines .....	36
8.1	Absolute Maximum Ratings .....	5	12.2	Layout Examples.....	37
8.2	ESD Ratings.....	5	13	<b>器件和文档支持 .....</b>	<b>39</b>
8.3	Recommended Operating Conditions.....	6	13.1	器件支持 .....	39
8.4	Thermal Information .....	6	13.2	文档支持 .....	39
8.5	Electrical Characteristics.....	6	13.3	相关链接 .....	39
8.6	Typical Characteristics .....	8	13.4	接收文档更新通知 .....	39
9	<b>Detailed Description .....</b>	<b>11</b>	13.5	社区资源 .....	39
9.1	Overview .....	11	13.6	商标 .....	40
9.2	Functional Block Diagram .....	11	13.7	静电放电警告 .....	40
9.3	Feature Description.....	12	13.8	Glossary .....	40
			14	<b>机械、封装和可订购信息 .....</b>	<b>40</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision A (December 2018) to Revision B	Page
• 已更改 将“预告信息”更改为“生产数据”并添加了 LM51551-Q1.....	1

Changes from Original (August 2018) to Revision A	Page
• 作为预告信息首次公开发布.....	1

## 5 说明（续）

在汽车负载突降情况下，内部 VCC 稳压器还支持 BIAS 引脚在高达 45V（最大绝对值为 50V）的电压下运行。用户可通过外部电阻器对开关频率进行动态编程，编程范围为 100kHz 至 2.2MHz。2.2 MHz 的开关频率可最大限度地降低 AM 频带干扰，并支持实现小解决方案尺寸和快速瞬态响应。

该器件具有 1.5A 标准 MOSFET 驱动器和 100mV 的低电流限制阈值。该器件还支持使用外部 VCC 电源来提高效率。运行低电流和脉冲跳跃模式可在轻负载时提高效率。


该器件具有内置的保护功能，例如：逐周期电流限制、过压保护、线路 UVLO 和热关断。LM51551-Q1 器件选项中有断续模式过载保护。一些额外特性包括：低关断  $I_Q$ 、可编程软启动、可编程斜坡补偿、精密补偿、电源正常指示器以及外部时钟同步。

## 6 Device Comparison Table

DEVICE OPTION	HICCUP MODE PROTECTION	INTERNAL REFERENCE
LM5155-Q1	Disabled	1 V
LM51551-Q1	Enabled	1 V

## 7 Pin Configuration and Functions

**DSS Package**  
**12-Pin WSON With Wettable Flanks**  
**Top View**



**Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME		
1	BIAS	P	Supply voltage input to the VCC regulator. Connect a bypass capacitor from this pin to PGND
2	VCC	P	Output of the internal VCC regulator and supply voltage input of the MOSFET driver. Connect a ceramic bypass capacitor from this pin to PGND.
3	GATE	O	N-channel MOSFET gate drive output. Connect directly to the gate of the N-channel MOSFET through a short, low inductance path.
4	PGND	G	Power ground pin. Connect directly to the ground connection of the sense resistor through a low inductance wide and short path.
5	CS	I	Current sense input pin. Connect to the positive side of the current sense resistor through a short path.
6	COMP	O	Output of the internal transconductance error amplifier. Connect the loop compensation components between this pin and PGND.
7	AGND	G	Analog ground pin. Connect to the analog ground plane through a wide and short path.
8	FB	I	Inverting input of the error amplifier. Connect a voltage divider from the output to this pin to set output voltage in boost/SEPIC topologies. Connect the low-side feedback resistor to AGND.
9	SS	I	Soft-start time programming pin. An external capacitor and an internal current source set the ramp rate of the internal error amplifier reference during soft start. Connect the ground connection of the capacitor to AGND.
10	RT	I	Switching frequency setting pin. The switching frequency is programmed by a single resistor between RT and AGND.
11	PGOOD	O	Power-good indicator. An open-drain output which goes low if FB is below the under voltage threshold. Connect a pullup resistor to the system voltage rail.
12	UVLO/EN/SYNC	I	Undervoltage lockout programming pin. The converter start-up and shutdown levels can be programmed by connecting this pin to the supply voltage through a resistor divider. The internal clock can be synchronized to an external clock by applying a negative pulse signal into the UVLO/EN/SYNC pin. This pin must not be left floating. Connect to BIAS pin if not used. Connect the low-side UVLO resistor to AGND.
—	EP	—	Exposed pad of the package. The exposed pad must be connected to AGND and the large ground copper plane to decrease thermal resistance.

(1) G = Ground, I = Input, O = Output, P = Power

## 8 Specifications

### 8.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range<sup>(1)</sup>

		MIN	MAX	UNIT
Input	BIAS to AGND	–0.3	50	V
	UVLO to AGND	–0.3	$V_{BIAS}+0.3$	
	SS to AGND <sup>(2)</sup>	–0.3	3.8	
	RT to AGND <sup>(2)</sup>	–0.3	3.8	
	FB to AGND	–0.3	3.8	
	CS to AGND(DC)	–0.3	0.3	
	CS to AGND(100ns transient)	–1		
	CS to AGND(20ns transient)	–2		
	PGND to AGND	–0.3	0.3	
Output	VCC to AGND	–0.3	18 <sup>(3)</sup>	V
	GATE to AGND (100ns transient)	–1		
	GATE to AGND (50ns transient)	–2		
	PGOOD to AGND <sup>(4)</sup>	–0.3	18	
	COMP to AGND <sup>(5)</sup>	–0.3		
Junction temperature, $T_J$ <sup>(6)</sup>		–40	150	°C
Storage temperature, $T_{stg}$		–55	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This pin is not specified to have an external voltage applied.

(3) 18 V or  $V_{BIAS} + 0.3$  V whichever is lower

(4) The maximum current sink is limited to 1 mA when  $V_{PGOOD} > V_{BIAS}$ .

(5) This pin has an internal max voltage clamp which can handle up to 1.6 mA.

(6) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

### 8.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2		±2000	V
		Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	All pins	±500	
			Corner pins (1, 6, 7, and 12)	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 8.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of  $-40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$  (unless otherwise specified)<sup>(1)</sup>

		MIN	NOM	MAX	UNIT
$V_{\text{BIAS}}$	Bias input <sup>(2)</sup>	2.97		45	V
$V_{\text{VCC}}$	VCC voltage <sup>(3)</sup>	2.97		16	V
$V_{\text{UVLO}}$	UVLO input	0		45	V
$V_{\text{FB}}$	FB input	0		3.7	V
$f_{\text{SW}}$	Typical switching frequency	100		2200	kHz
$f_{\text{SYNC}}$	Synchronization pulse frequency	100		2200	kHz
$T_{\text{J}}$	Operating junction temperature <sup>(4)</sup>	$-40$		150	$^{\circ}\text{C}$

- (1) [Operating Ratings](#) are conditions under the device is intended to be functional. For specifications and test conditions, see [Electrical Characteristics](#).
- (2) BIAS pin operating range is from 2.97 V to 16 V when VCC is directly connected to BIAS. BIAS pin operating range is from 3.5 V to 45 V when VCC is supplied from the internal VCC regulator.
- (3) This pin voltage should be less than  $V_{\text{BIAS}} + 0.3 \text{ V}$ .
- (4) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than  $125^{\circ}\text{C}$ .

### 8.4 Thermal Information

THERMAL METRIC		LM5155x-Q1	UNIT
		DSS(WSON)	
		12 PINS	
$R_{\theta\text{JA}}$	Junction-to-ambient thermal resistance (LM5155EVM-BST)	37.0	$^{\circ}\text{C/W}$
$R_{\theta\text{JA}}$	Junction-to-ambient thermal resistance	60.3	$^{\circ}\text{C/W}$
$R_{\theta\text{JC(top)}}$	Junction-to-case (top) thermal resistance	60.1	$^{\circ}\text{C/W}$
$R_{\theta\text{JB}}$	Junction-to-board thermal resistance	28.8	$^{\circ}\text{C/W}$
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter (LM5155EVM-BST)	1.2	$^{\circ}\text{C/W}$
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	2.0	$^{\circ}\text{C/W}$
$\Psi_{\text{JB}}$	Junction-to-board characterization parameter (LM5155EVM-BST)	18.7	$^{\circ}\text{C/W}$
$\Psi_{\text{JB}}$	Junction-to-board characterization parameter	28.7	$^{\circ}\text{C/W}$
$R_{\theta\text{JC(bot)}}$	Junction-to-case (bottom) thermal resistance	7.1	$^{\circ}\text{C/W}$

### 8.5 Electrical Characteristics

Typical values correspond to  $T_{\text{J}} = 25^{\circ}\text{C}$ . Minimum and maximum limits apply over  $T_{\text{J}} = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . Unless otherwise stated,  $V_{\text{BIAS}} = 12 \text{ V}$ ,  $R_{\text{T}} = 9.09 \text{ k}\Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>						
$I_{\text{SHUTDOWN(BIAS)}}$	BIAS shutdown current	$V_{\text{BIAS}} = 12 \text{ V}$ , $V_{\text{UVLO}} = 0 \text{ V}$		2.6	5	$\mu\text{A}$
$I_{\text{OPERATING(BIAS)}}$	BIAS operating current	$V_{\text{BIAS}} = 12 \text{ V}$ , $V_{\text{UVLO}} = 2 \text{ V}$ , $V_{\text{FB}} = V_{\text{REF}}$ , $R_{\text{T}} = 220 \text{ k}\Omega$		480	540	$\mu\text{A}$
<b>VCC REGULATOR</b>						
$V_{\text{VCC-REG}}$	VCC regulation	$V_{\text{BIAS}} = 8 \text{ V}$ , No load	6.5	6.85	7	V
	VCC regulation	$V_{\text{BIAS}} = 8 \text{ V}$ , $I_{\text{VCC}} = 35 \text{ mA}$	6.5			V
$V_{\text{VCC-UVLO(RISING)}}$	VCC UVLO threshold	VCC rising	2.75	2.85	2.95	V
	VCC UVLO hysteresis	VCC falling		0.063		V
$I_{\text{VCC-CL}}$	VCC sourcing current limit	$V_{\text{BIAS}} = 10 \text{ V}$ , $V_{\text{VCC}} = 0 \text{ V}$	35	105		mA
<b>ENABLE</b>						
$V_{\text{EN(RISING)}}$	Enable threshold	EN rising	0.4	0.52	0.7	V
$V_{\text{EN(FALLING)}}$	Enable threshold	EN falling	0.33	0.49	0.63	V
$V_{\text{EN(HYS)}}$	Enable hysteresis	EN falling		0.03		V

## Electrical Characteristics (continued)

Typical values correspond to  $T_J = 25^{\circ}\text{C}$ . Minimum and maximum limits apply over  $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . Unless otherwise stated,  $V_{\text{BIAS}} = 12\text{V}$ ,  $R_T = 9.09\text{k}\Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>UVLO/SYNC</b>						
$V_{\text{UVLO(RISING)}}$	UVLO / SYNC threshold	UVLO rising	1.425	1.5	1.575	V
$V_{\text{UVLO(FALLING)}}$	UVLO / SYNC threshold	UVLO falling	1.370	1.45	1.520	V
$V_{\text{UVLO(HYS)}}$	UVLO / SYNC threshold hysteresis	UVLO falling		0.05		V
$I_{\text{UVLO}}$	UVLO hysteresis current	$V_{\text{UVLO}} = 1.6\text{ V}$	4	5	6	$\mu\text{A}$
<b>SS</b>						
$I_{\text{SS}}$	Soft-start current		9	10	11	$\mu\text{A}$
	SS pull-down switch $R_{\text{DS(on)}}$			55		$\Omega$
<b>PULSE WIDTH MODULATION</b>						
fsw1	Switching frequency	$R_T = 220\text{ k}\Omega$	85	100	115	kHz
fsw2	Switching frequency	$R_T = 9.09\text{ k}\Omega$	1980	2200	2420	kHz
$t_{\text{ON(MIN)}}$	Minimum on-time	$R_T = 9.09\text{ k}\Omega$		50		ns
$D_{\text{MAX1}}$	Maximum duty cycle limit	$R_T = 9.09\text{ k}\Omega$	80%	85%	90%	
$D_{\text{MAX2}}$	Maximum duty cycle limit	$R_T = 220\text{ k}\Omega$	90%	93%	96%	
<b>CURRENT SENSE</b>						
$I_{\text{SLOPE}}$	Peak slope compensation current	$R_T = 220\text{ k}\Omega$	22.5	30	37.5	$\mu\text{A}$
$V_{\text{CLTH}}$	Current Limit threshold (CS-PGND)		93	100	107	mV
<b>HICCUP MODE PROTECTION (LM51551)</b>						
	Hiccup enable cycles			64		Cycles
	Hiccup timer reset cycles			8		Cycles
<b>ERROR AMPLIFIER</b>						
$V_{\text{REF}}$	FB reference	LM5155, LM51551	0.99	1	1.01	V
Gm	Transconductance			2		$\text{mA/V}$
	COMP sourcing current	$V_{\text{COMP}} = 1.2\text{ V}$	180			$\mu\text{A}$
	COMP clamp voltage	COMP rising ( $V_{\text{UVLO}} = 2.0\text{V}$ )	2.5	2.8		V
	COMP clamp voltage	COMP falling		1	1.1	V
<b>OVP</b>						
$V_{\text{OVTH}}$	Over-voltage threshold	FB rising (reference to $V_{\text{REF}}$ )	107%	110%	113%	
	Over-voltage threshold	FB falling (reference to $V_{\text{REF}}$ )		105%		
<b>PGOOD</b>						
	PGOOD pull-down switch $R_{\text{DS(on)}}$	1 mA sinking		90		$\Omega$
$V_{\text{UVTH}}$	Undervoltage threshold	FB falling (reference to $V_{\text{REF}}$ )	87%	90%	93%	
	Undervoltage threshold	FB rising (reference to $V_{\text{REF}}$ )		95%		
<b>MOSFET DRIVER</b>						
	High-state voltage drop	100 mA sinking		0.25		V
	Low-state voltage drop	100 mA sourcing		0.15		V
<b>THERMAL SHUTDOWN</b>						
$T_{\text{TSD}}$	Thermal shutdown threshold	Temperature rising		175		$^{\circ}\text{C}$
	Thermal shutdown hysteresis			15		$^{\circ}\text{C}$

## 8.6 Typical Characteristics




图 1. Frequency vs RT Resistance




图 2. Frequency vs Temperature




图 3. VCC vs I\_VCC




图 4. VCC vs V\_BIAS (No Load)




图 5. Peak Current Limit vs Duty Cycle




图 6. Current Limit Threshold vs Temperature



## Typical Characteristics (接下页)




图 7. FB Reference vs Temperature




图 8. EN Threshold vs Temperature




图 9.  $I_{\text{OPERATING}}(\text{BIAS})$  including RT current vs  $V_{\text{BIAS}}$




图 10.  $I_{\text{SHUTDOWN}}(\text{BIAS})$  vs  $V_{\text{BIAS}}$




图 11.  $I_{\text{SHUTDOWN}}$  vs Temperature




图 12.  $t_{\text{ON(MIN)}}$  vs Frequency

## Typical Characteristics (接下页)




图 13.  $I_{SS}$  vs Temperature




图 14. Peak Driver Current vs  $V_{CC}$




图 15. UVLO Threshold vs Temperature




图 16. Maximum Duty Cycle vs Frequency

## 9 Detailed Description

### 9.1 Overview


The LM5155x-Q1 device is a wide input range, non-synchronous boost controller that uses peak-current-mode control. The device can be used in boost, SEPIC, and flyback topologies.

The LM5155x-Q1 device can start up from a 1-cell battery with a minimum of 2.97 V if the BIAS pin is connected to the VCC pin. It can operate with the input supply voltage as low as 1.5 V if the BIAS pin is greater than 3.5 V. The internal VCC regulator also supports BIAS pin operation up to 45 V (50-V absolute maximum) for automotive load dump. The switching frequency is dynamically programmable with an external resistor from 100 kHz to 2.2 MHz. Switching at 2.2 MHz minimizes AM band interference and allows for a small solution size and fast transient response.

The device features a 1.5-A standard MOSFET driver and a low 100-mV current limit threshold. The device also supports the use of an external VCC supply to improve efficiency. Low operating current and pulse skipping operation improve efficiency at light loads.

The device has built-in protection features such as cycle-by-cycle current limit, overvoltage protection, line UVLO and thermal shutdown. Hiccup mode overload protection is available in the LM51551-Q1 device option. Additional features include low shutdown  $I_{Q_1}$ , programmable soft start, programmable slope compensation, precision reference, power good indicator, and external clock synchronization.

### 9.2 Functional Block Diagram



## 9.3 Feature Description

### 9.3.1 Line Undervoltage Lockout (UVLO/SYNC pin)

The device has a dual-level UVLO circuit. During power-on, if the BIAS pin voltage is greater than 2.7 V, and the UVLO pin voltage is in between the enable threshold ( $V_{EN}$ ) and the UVLO threshold ( $V_{UVLO}$ ) for more than 1.5  $\mu$ s (see [Clock Synchronization \(UVLO/SYNC Pin\)](#) for more details), the device starts up and an internal configuration starts. The device typically requires a 65- $\mu$ s internal start-up delay before entering standby mode. In the standby mode, VCC regulator and RT regulator are operational, SS pin is grounded, and no switching at the GATE output.




图 17. Line UVLO and Enable

When the UVLO pin voltage is above the UVLO threshold, the device enters run mode. In the run mode, a soft-start sequence starts if the VCC voltage is greater than 4.5 V, or 50  $\mu$ s after the VCC voltage exceeds the 2.85-V VCC UV threshold ( $V_{VCC-UVLO}$ ), whichever comes first. UVLO hysteresis is accomplished with an internal 50-mV voltage hysteresis and an additional 5- $\mu$ A current source that is switched on or off. When the UVLO pin voltage exceeds the UVLO threshold, the current source is enabled to quickly raise the voltage at the UVLO pin. When the UVLO pin voltage falls below the UVLO threshold, the current source is disabled causing the voltage at the UVLO pin to fall quickly. When the UVLO pin voltage is less than the enable threshold ( $V_{EN}$ ), the device enters shutdown mode after a 35- $\mu$ s (typical) delay with all functions disabled.

## Feature Description (接下页)




图 18. Boost Start-Up Waveforms  
Case 1: Start-Up by 2.85-V VCC UVLO, UVLO Toggle After Start-Up




图 19. Boost Start-Up Waveforms  
Case2: Start-Up When VCC > 4.5 V, EN Toggle After Start-Up

## Feature Description (接下页)

The external UVLO resistor divider must be designed so that the voltage at the UVLO pin is greater than 1.5 V (typical) when the input voltage is in the desired operating range. The values of  $R_{UVLOT}$  and  $R_{UVLOB}$  can be calculated as shown in 公式 1 and 公式 2.


$$R_{UVLOT} = \frac{V_{SUPPLY(ON)} \times \frac{V_{UVLO(FALLING)}}{V_{UVLO(RISING)}} - V_{SUPPLY(OFF)}}{I_{UVLO}}$$

where

- $V_{SUPPLY(ON)}$  is the desired start-up voltage of the converter.
- $V_{SUPPLY(OFF)}$  is the desired turnoff voltage of the converter.

$$R_{UVLOB} = \frac{V_{UVLO(RISING)} \times R_{UVLOT}}{V_{SUPPLY(ON)} - V_{UVLO(RISING)}} \quad (2)$$

UVLO capacitor ( $C_{UVLO}$ ) is required in case the input voltage drops below the  $V_{SUPPLY(OFF)}$  momentarily during the start-up or during a severe load transient at the low input voltage. If the required UVLO capacitor is large, an additional series UVLO resistor ( $R_{UVLOS}$ ) can be used to quickly raise the voltage at the UVLO pin when the 5- $\mu$ A hysteresis current turns on.



**图 20. Line UVLO using Three UVLO Resistors**

Do not leave the UVLO pin floating. Connect to the BIAS pin if not used.

### 9.3.2 High Voltage VCC Regulator (BIAS, VCC Pin)

The device has an internal wide input VCC regulator which is sourced from the BIAS pin. The wide input VCC regulator allows the BIAS pin to be connected directly to supply voltages from 3.5 V to 45 V.

The VCC regulator turns on when the device is in the standby or run mode. When the BIAS pin voltage is below the VCC regulation target, the VCC output tracks the BIAS with a small dropout voltage. When the BIAS pin voltage is greater than the VCC regulation target, the VCC regulator provides 6.85-V supply for the N-channel MOSFET driver.

The VCC regulator sources current into the capacitor connected to the VCC pin with a minimum of 35-mA capability. The recommended VCC capacitor value is from 1  $\mu$ F to 4.7  $\mu$ F.

The device supports a wide input range from 3.5 V to 45 V in normal configuration. By connecting the BIAS pin directly to the VCC pin, the device supports inputs from 2.97 V to 16 V. This configuration is recommended when the device starts up from a 1-cell battery.

## Feature Description (接下页)




图 21. 2.97-V Start-Up (BIAS = VCC)

The minimum supply voltage after start-up can be further decreased by supplying the BIAS pin from the boost converter output or from an external power supply as shown in 图 22.





图 22. Decrease the Minimum Operating Voltage After Start-Up

In flyback topology, the internal power dissipation of the device can be decreased by supplying the VCC using an additional transformer winding. In this configuration, the external VCC supply voltage must be greater than the VCC regulation target ( $V_{VCC-REG}$ ), and the BIAS pin voltage must be greater the VCC voltage because the VCC regulator includes a diode between VCC and BIAS.

## Feature Description (接下页)



**图 23. External VCC Supply (BIAS ≥ VCC)**

If the voltage of the external VCC bias supply is greater than the BIAS pin voltage, use an external blocking diode from the input power supply to the BIAS pin to prevent the external bias supply from passing current to the boost input supply through VCC.

### 9.3.3 Soft Start (SS pin)

The soft-start feature helps the converter gradually reach the steady state operating point, thus reducing start-up stresses and surges. The device regulates the FB pin to the SS pin voltage or the internal reference, whichever is lower.

At start-up, the internal 10-μA soft-start current source ( $I_{SS}$ ) turns on 50 μs after the VCC voltage exceeds the 2.85-VCC UV threshold, or if the VCC voltage is greater than 4.5 V, whichever comes first. The soft-start current gradually increases the voltage on an external soft-start capacitor connected to the SS pin. This results in a gradual rise of the output voltage. The SS pin is pulled down to ground by an internal switch when the VCC is less than VCC UVLO threshold, the UVLO is less than the UVLO threshold, during hiccup mode off-time or thermal shutdown.

In boost topology, soft-start time ( $t_{SS}$ ) varies with the input supply voltage. The soft-start time in boost topology is calculated as shown in [公式 3](#).

$$t_{SS} = \frac{C_{SS}}{I_{SS}} \times \left( 1 - \frac{V_{SUPPLY}}{V_{LOAD}} \right) \quad (3)$$

In SEPIC topology, the soft-start time ( $t_{SS}$ ) is calculated as follows.

$$t_{SS} = \frac{C_{SS}}{I_{SS}} \quad (4)$$

TI recommends choosing the soft-start time long enough so that the converter can start up without going into an overcurrent state. See the [Hiccup Mode Overload Protection \(LM51551 Only\)](#) section for more detailed information.

[图 24](#) shows an implementation of primary side soft-start in flyback topology.



## Feature Description (接下页)




图 24. Primary-Side Soft-Start in Flyback

图 25 shows an implementation of secondary side soft-start in flyback topology.




图 25. Secondary-Side Soft-Start in Flyback

### 9.3.4 Switching Frequency (RT Pin)

The switching frequency of the device can be set by a single RT resistor connected between the RT and the AGND pins. The resistor value to set the RT switching frequency ( $f_{RT}$ ) is calculated as shown in 公式 5.

$$R_T = \frac{2.21 \times 10^{10}}{f_{RT(TYPICAL)}} - 955 \quad (5)$$

The RT pin is regulated to 0.5 V by the internal RT regulator when the device is enabled.

### 9.3.5 Clock Synchronization (UVLO/SYNC Pin)

The switching frequency of the device can be synchronized to an external clock by pulling down the UVLO/SYNC pin. The internal clock of the device is synchronized at the falling edge, but ignores the falling edge input during the forced off-time which is determined by the maximum duty cycle limit. The external synchronization clock must pull down the UVLO/SYNC pin voltage below 1.45 V (typical). The duty cycle of the pulldown pulse is not limited, but the minimum pulldown pulse width must be greater than 150 ns, and the minimum pullup pulse width must be greater than 250 ns. 图 26 shows an implementation of the remote shutdown function. The UVLO pin can be pulled down by a discrete MOSFET or an open-drain output of an MCU. In this configuration, the device stops switching immediately after the UVLO pin is grounded, and the device shuts down 35  $\mu$ s (typical) after the UVLO pin is grounded.

## Feature Description (接下页)




图 26. UVLO and Shutdown

图 27 shows an implementation of shutdown and clock synchronization functions together. In this configuration, the device stops switching immediately when the UVLO pin is grounded, and the device shuts down if the  $f_{\text{SYNC}}$  stays in high logic state for longer than 35  $\mu\text{s}$  (typical) (UVLO is in low logic state for more than 35  $\mu\text{s}$  (typical)). The device runs at the  $f_{\text{SYNC}}$  if clock pulses are provided after the device is enabled.




图 27. UVLO, Shutdown and Clock Synchronization

图 29 and 图 30 show implementations of standby and clock synchronization functions together. In this configuration, The device stops switching immediately if  $f_{\text{SYNC}}$  stays in high logic state and enters standby mode if  $f_{\text{SYNC}}$  stays in high logic state for longer than 2 switching cycles. The device runs at the  $f_{\text{SYNC}}$  if clock pulses are provided. Because the device can be enabled when the UVLO pin voltage is greater than the enable threshold for more than 1.5  $\mu\text{s}$ , the configurations in 图 29 and 图 30 are recommended if the external clock synchronization pulses are provided from the start before the device is enabled. This 1.5- $\mu\text{s}$  requirement can be relaxed when the duty cycle of the synchronization pulse is greater than 50%. 图 28 shows the required minimum duty cycle to start up by synchronization pulses. When the switching frequency is greater than 1.1MHz, the UVLO pin voltage should be greater than the enable threshold for more than 1.5  $\mu\text{s}$  before applying the external synchronization pulse.




图 28. Required Duty Cycle to Start Up by SYNC

## Feature Description (接下页)




图 29. UVLO, Standby and Clock Synchronization (a)




图 30. UVLO, Standby and Clock Synchronization (b)

If the UVLO function is not required, the shutdown and clock synchronization functions can be implemented together by using one push-pull output of the MCU. In this configuration, the device shuts down if  $f_{\text{SYNC}}$  stays in low logic state for longer than 35  $\mu\text{s}$  (typical). The device is enabled if  $f_{\text{SYNC}}$  stays in high logic state for longer than 1.5  $\mu\text{s}$ . The device runs at the  $f_{\text{SYNC}}$  if clock pulses are provided after the device is enabled. Also, in this configuration, it is recommended to apply the external clock pulses after the BIAS is supplied. By limiting the current flowing into the UVLO pin below 1 mA using a current limiting resistor, the external clock pulses can be supplied before the BIAS is supplied (see 图 31).




图 31. Shutdown and Clock Synchronization

图 32 shows an implementation of inverted enable using external circuit.

## Feature Description (接下页)




图 32. Inverted UVLO (TBD)

The external clock frequency ( $f_{\text{SYNC}}$ ) must be within +25% and -30% of  $f_{\text{RT(TYPICAL)}}$ . Because the maximum duty cycle limit and the peak current limit with slope resistor ( $R_{\text{SL}}$ ) are affected by the clock synchronization, take extra care when using the clock synchronization function. See the [Current Sense and Slope Compensation \(CS Pin\)](#), [Current Limit and Minimum On-time \(CS Pin\)](#), and [Maximum Duty Cycle Limit and Minimum Input Supply Voltage](#) sections for more information.

### 9.3.6 Current Sense and Slope Compensation (CS Pin)

The device has a low-side current sense and provides both fixed and optional programmable slope compensation ramps, which help to prevent sub-harmonic oscillation at high duty cycle. Both fixed and programmable slope compensation ramps are added to the sensed inductor current input for the PWM operation. But, only the programmable slope compensation ramp is added to the sensed inductor current input (see 图 33). For an accurate peak current limit operation over the input supply voltage, TI recommends using only the fixed slope compensation (see 图 5).

The device can generate the programmable slope compensation ramp using an external slope resistor ( $R_{\text{SL}}$ ) and a sawtooth current source with a slope of  $30 \mu\text{A} \times f_{\text{RT}}$ . This current flows out of the CS pin.






图 33. Current Sensing and Slope Compensation



**图 34. Slope Compensation Ramp (a) at PWM Comparator Input**



**图 35. Slope Compensation Ramp (b) at Current Limit Comparator Input**

Use 公式 6 to calculate the value of the peak slope current ( $I_{SLOPE}$ ) and use 公式 7 to calculate the value of the peak slope voltage ( $V_{SLOPE}$ ).

$$I_{SLOPE} = 30\mu A \times \frac{f_{RT}}{f_{SYNC}} \quad (6)$$

$$V_{SLOPE} = 40mV \times \frac{f_{RT}}{f_{SYNC}}$$

where

- $f_{SYNC} = f_{RT}$  if clock synchronization is not used. (7)

According to peak current mode control theory, the slope of the compensation ramp must be greater than half of the sensed inductor current falling slope to prevent sub-harmonic oscillation at high duty cycle. Therefore, the minimum amount of slope compensation in boost topology should satisfy the following inequality:

$$0.5 \times \frac{(V_{LOAD} + V_F) - V_{SUPPLY}}{L_M} \times R_S \times \text{Margin} < 40mV \times f_{SW}$$

where

- $V_F$  is a forward voltage drop of D1, the external diode. (8)

The recommended for margin to cover non-ideal factors is 1.2. If required,  $R_{SL}$  can be added to further increase the slope of the compensation ramp. Typically 82% of the sensed inductor current falling slope is known as an optimal amount of the slope compensation. The  $R_{SL}$  value to achieve 82% of the sensed inductor current falling slope is calculated as shown in 公式 9.

$$0.82 \times \frac{(V_{LOAD} + V_F) - V_{SUPPLY}}{L_M} \times R_S = (30\mu A \times R_{SL} + 40mV) \times f_{SW} \quad (9)$$

If clock synchronization is not used, the  $f_{SW}$  frequency equals the  $f_{RT}$  frequency. If clock synchronization is used, the  $f_{SW}$  frequency equals the  $f_{SYNC}$  frequency. The maximum value for the  $R_{SL}$  resistance is 2 k $\Omega$ .

### 9.3.7 Current Limit and Minimum On-time (CS Pin)

The device provides cycle-by-cycle peak current limit protection that turns off the MOSFET when the sum of the inductor current and the programmable slope compensation ramp reaches the current limit threshold ( $V_{CLTH}$ ). Peak inductor current limit ( $I_{PEAK-CL}$ ) in steady state is calculated as shown in 公式 10.

$$I_{PEAK-CL} = \frac{V_{CLTH} - 30\mu A \times R_{SL} \times \frac{f_{RT}}{f_{SYNC}} \times D}{R_S} \quad (10)$$

The practical duty cycle is greater than the estimated due to voltage drops across the MOSFET and sense resistor. The estimated duty cycle is calculated as shown in 公式 11.

$$D = 1 - \frac{V_{\text{SUPPLY}}}{V_{\text{LOAD}} + V_F} \quad (11)$$

Boost converters have a natural pass-through path from the supply to the load through the high-side power diode (D1). Because of this path and the minimum on-time limitation of the device, boost converters cannot provide current limit protection when the output voltage is close to or less than the input supply voltage. The minimum on-time is shown in 图 12 and is calculated as 公式 12.

$$t_{\text{ON(MIN)}} \approx \frac{800 \times 10^{-15}}{\frac{1}{8 \times R_T} + 4 \times 10^{-6}} \quad (12)$$

If required, a small external RC filter ( $R_F$ ,  $C_F$ ) at the CS pin can be added to overcome the large leading edge spike of the current sense signal. Select an  $R_F$  value which is in the range of 10  $\Omega$  to 200  $\Omega$  and a  $C_F$  value which is in the range of 100 pF to 2 nF. Because of the effect of this RC filter, the peak current limit is not valid when the on-time is less than  $2 \times R_F \times C_F$ . To fully discharge the  $C_F$  during the off-time, the RC time constant should satisfy the following inequality.

$$3 \times R_F \times C_F < \frac{1-D}{f_{\text{SW}}} \quad (13)$$

### 9.3.8 Feedback and Error Amplifier (FB, COMP Pin)

The feedback resistor divider is connected to an internal transconductance error amplifier which features high output resistance ( $R_O = 10 \text{ M}\Omega$ ) and wide bandwidth ( $\text{BW} = 7 \text{ MHz}$ ). The internal transconductance error amplifier sources current which is proportional to the difference between the FB pin and the SS pin voltage or the internal reference, whichever is lower. The internal transconductance error amplifier provides symmetrical sourcing and sinking capability during normal operation and reduces its sinking capability when the FB is greater than OVP threshold.

To set the output regulation target, select the feedback resistor values as shown in 公式 14.

$$V_{\text{LOAD}} = V_{\text{REF}} \times \left( \frac{R_{\text{FBT}}}{R_{\text{FBB}}} + 1 \right) \quad (14)$$

The output of the error amplifier is connected to the COMP pin, allowing the use of a Type 2 loop compensation network.  $R_{\text{COMP}}$ ,  $C_{\text{COMP}}$  and optional  $C_{\text{HF}}$  loop compensation components configure the error amplifier gain and phase characteristics to achieve a stable loop response. The absolute maximum voltage rating of the FB pin is 3.8 V. If necessary, especially during automotive load dump transient, the feedback resistor divider input can be clamped with an external zener diode.

The COMP pin features internal clamps. The maximum COMP clamp limits the maximum COMP pin voltage below its absolute maximum rating even in shutdown. The minimum COMP clamp limits the minimum COMP pin voltage in order to start switching as soon as possible during no load to heavy load transition. The minimum COMP clamp is disabled when FB is connected to ground in flyback topology.


### 9.3.9 Power-Good Indicator (PGOOD pin)

The device has a power-good indicator (PGOOD) to simplify sequencing and supervision. The PGOOD switches to a high impedance open-drain state when the FB pin voltage is greater than the feedback under voltage threshold ( $V_{\text{UVTH}}$ ), the VCC is greater than the VCC UVLO threshold and the UVLO/EN is greater than the EN threshold. A 25- $\mu\text{s}$  deglitch filter prevents any false pulldown of the PGOOD due to transients. The recommended minimum pullup resistor value is 10 k $\Omega$ .

Due to the internal diode path from the PGOOD pin to the BIAS pin, the PGOOD pin voltage cannot be greater than  $V_{\text{BIAS}} + 0.3 \text{ V}$ .

### 9.3.10 Hiccup Mode Overload Protection (LM51551 Only)

To further protect the converter during prolonged current limit conditions, the LM51551 device option provides a hiccup mode overload protection. The internal hiccup mode fault timer of the LM51551 counts the PWM clock cycles when the cycle-by-cycle current limiting occurs. When the hiccup mode fault timer detects 64 cycles of current limiting, an internal hiccup mode off timer forces the device to stop switching and pulls down SS. Then, the device will restart after 32,768 cycles of hiccup mode off-time. The 64 cycle hiccup mode fault timer is reset if 8 consecutive switching cycles occur without exceeding the current limit threshold. The soft-start time must be long enough not to trigger the hiccup mode protection during soft-start time because the hiccup mode fault timer is enabled during the soft-start.



**图 36. Hiccup Mode Overload Protection**

To avoid an unexpected hiccup mode operation during a harsh load transient condition, it is recommended to have more margin when programming the peak-current limit.

### 9.3.11 Maximum Duty Cycle Limit and Minimum Input Supply Voltage

When designing boost converters, the maximum duty cycle should be reviewed at the minimum supply voltage. The minimum input supply voltage that can achieve the target output voltage is limited by the maximum duty cycle limit, and it can be estimated as follows.

$$V_{\text{SUPPLY(MIN)}} \approx (V_{\text{LOAD}} + V_F) \times (1 - D_{\text{MAX}}) + I_{\text{SUPPLY(MAX)}} \times R_{\text{DCR}} + I_{\text{SUPPLY(MAX)}} \times (R_{\text{DS(ON)}} + R_S) \times D_{\text{MAX}}$$

where

- $I_{\text{SUPPLY(MAX)}}$  is the maximum input current.
- $R_{\text{DCR}}$  is the DC resistance of the inductor.
- $R_{\text{DS(ON)}}$  is the on-resistance of the MOSFET.

$$D_{\text{MAX1}} = 1 - 0.1 \times \frac{f_{\text{SYNC}}}{f_{\text{RT}}} \quad (16)$$

$$D_{\text{MAX2}} = 1 - 100\text{ns} \times f_{\text{SW}} \quad (17)$$

The minimum input supply voltage can be further decreased by supplying  $f_{\text{SYNC}}$  which is less than  $f_{\text{RT}}$ .  $D_{\text{MAX}}$  is  $D_{\text{MAX1}}$  or  $D_{\text{MAX2}}$ , whichever is lower.

### 9.3.12 MOSFET Driver (GATE Pin)

The device provides an N-channel MOSFET driver that can source or sink a peak current of 1.5 A. The peak sourcing current is larger when supplying an external VCC that is higher than 6.75 V VCC regulation target. During start-up especially when the input voltage range is below the VCC regulation target, the VCC voltage must be sufficient to completely enhance the MOSFET. If the MOSFET drive voltage is lower than the MOSFET gate plateau voltage during start-up, the boost converter may not start up properly and it may stick at the maximum duty cycle in a high power dissipation state. This condition can be avoided by selecting a lower threshold N-channel MOSFET switch and setting the  $V_{\text{SUPPLY(ON)}}$  greater than 6 to 7 V. Because the internal VCC regulator has a limited sourcing capability, the MOSFET gate charge should satisfy the following inequality.

$$Q_{\text{G@VCC}} \times f_{\text{SW}} < 35\text{mA} \quad (18)$$

An internal 1-M $\Omega$  resistor is connected between GATE and PGND to prevent a false turnon during shutdown. In boost topology, switch node dV/dT must be limited during the 65- $\mu$ s internal start-up delay to avoid a false turnon, which is caused by the coupling through C<sub>DG</sub> parasitic capacitance of the MOSFET.

### 9.3.13 Overvoltage Protection (OVP)

The device has OVP for the output voltage. OVP is sensed at the FB pin. If the voltage at the FB pin rises above the overvoltage threshold (V<sub>OVT</sub>), OVP is triggered and switching stops. During OVP, the internal error amplifier is operational, but the maximum source and sink capability is decreased to 40  $\mu$ A.

### 9.3.14 Thermal Shutdown (TSD)

An internal thermal shutdown turns off the VCC regulator, disables switching and pulls down the SS when the junction temperature exceeds the thermal shutdown threshold (T<sub>TSD</sub>). After the temperature is decreased by 15°C, the VCC regulator is enabled again and the device performs a soft start.

## 9.4 Device Functional Modes

### 9.4.1 Shutdown Mode

If the UVLO pin voltage is below the enable threshold for longer than 35  $\mu$ s (typical), the device goes to the shutdown mode with all functions disabled. In shutdown mode, the device decreases the BIAS pin current consumption to below 2.6  $\mu$ A (typical)

### 9.4.2 Standby Mode

If the UVLO pin voltage is greater than the enable threshold and below the UVLO threshold for longer than 1.5  $\mu$ s, the device is in standby mode with the VCC regulator operational, RT regulator operational, SS pin grounded, and no switching at the GATE output. The PGOOD is activated when the VCC voltage is greater than the VCC UV threshold.

### 9.4.3 Run Mode

If the UVLO pin voltage is above the UVLO threshold and the VCC voltage is sufficient, the device enters RUN mode. In this mode, soft start starts 50  $\mu$ s after the VCC voltage exceeds the 2.85 VCC UV threshold, or if the VCC voltage is greater than 4.5 V, whichever comes first.



## 10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


## 10.1 Application Information

TI provides three application notes which explaining how to design boost, SEPIC and Flyback converters using the device. These comprehensive application notes include component selections and loop response optimization.

See the [How to Design a Boost Converter Using LM5155-Q1](#) application note for information on loop response and component selections for the boost converter.

## 10.2 Typical Application

图 37 shows all optional components to design a boost converter.



### 37. Typical Boost Converter Circuit With Optional Components

### 10.2.1 Design Requirements

表 1 shows the intended input, output, and performance parameters for this application example.

**表 1. Design Example Parameters**

DESIGN PARAMETER	VALUE
Minimum input supply voltage ( $V_{\text{SUPPLY(MIN)}}$ )	6 V
Target output voltage ( $V_{\text{LOAD}}$ )	24 V
Maximum load current ( $I_{\text{LOAD}}$ )	2 A ( $\approx$ 48 Watt)
Typical switching frequency ( $f_{\text{SW}}$ )	440 kHz

## 10.2.2 Detailed Design Procedure

Use the Quick Start Calculator to expedite the process of designing of a regulator for a given application based on the LM5155-Q1 device. Download the [LM5155 Boost Controller Quick Start Calculator](#).

### 10.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM5155x-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 10.2.2.2 Recommended Components

表 2 shows a recommended list of materials for this typical application.

**表 2. List of Materials<sup>(1)</sup>**

REFERENCE DESIGNATOR	QTY.	SPECIFICATION	MANUFACTURER	PART NUMBER
R <sub>T</sub>	1	RES, 49.9 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	Vishay-Dale	CRCW060349K9FKEA
R <sub>FBT</sub>	1	RES, 47.0 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	Vishay-Dale	CRCW060347K0FKEA
R <sub>FBB</sub>	1	RES, 2.0 k, 5%, 0.1 W, AEC-Q200 Grade 0, 0603	Vishay-Dale	CRCW06032K00JNEA
L <sub>M</sub>	1	Inductor, Shielded, Composite, 6.8 uH, 18.5 A, 0.01 ohm, SMD	Coilcraft	XAL1010-682MEB
R <sub>S</sub>	1	RES, 0.008, 1%, 3 W, AEC-Q200 Grade 0, 2512 WIDE	Susumu	KRL6432E-M-R008-F-T1
R <sub>SL</sub>	1	RES, 0, 5%, 0.1 W, 0603	Yageo America	RC0603JR-070RL
C <sub>OUT1</sub>	3	CAP, CERM, 4.7 uF, 50 V, +/- 10%, X7R, 1210	TDK	C3225X7R1H475K250AB
C <sub>OUT2</sub> (Bulk)	2	CAP, Aluminum Polymer, 100 uF, 50 V, +/- 20%, 0.025 ohm, AEC-Q200 Grade 2, D10xL10mm SMD	Chemi-Con	HHXB500ARA101MJA0G
C <sub>IN1</sub>	6	CAP, CERM, 10 uF, 50 V, +/- 10%, X7R, 1210	MuRata	GRM32ER71H106KA12L
C <sub>IN2</sub> (Bulk)	1	CAP, Polymer Hybrid, 100 uF, 50 V, +/- 20%, 28 ohm, 10x10 SMD	Panasonic	EEHZC1H101P
Q1	1	MOSFET, N-CH, 40 V, 50 A, AEC-Q101, SON-8	Infineon	IPC50N04S5L5R5ATMA1
D1	1	Schottky, 60 V, 10 A, AEC-Q101, CFP15	Nexperia	PMEG060V100EPDZ
R <sub>COMP</sub>	1	RES, 11.3 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	Vishay-Dale	CRCW060311K3FKEA
C <sub>COMP</sub>	1	CAP, CERM, 0.022 uF, 100 V, +/- 10%, X7R, AEC-Q200 Grade 1, 0603	TDK	CGA3E2X7R2A223K080AA
C <sub>HF</sub>	1	CAP, CERM, 220 pF, 20 V, +/- 5%, C0G/NP0, AEC-Q200 Grade 1, 0603	TDK	CGA3E2C0G1H221J080AA
R <sub>UVLOT</sub>	1	RES, 21.0 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	Vishay-Dale	CRCW060321K0FKEA
R <sub>UVLOB</sub>	1	RES, 7.32 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	Vishay-Dale	CRCW06037K32FKEA
R <sub>UVLOS</sub>	0	N/A	N/A	N/A
C <sub>SS</sub>	1	CAP, CERM, 0.22 uF, 50 V, +/- 10%, X7R, AEC-Q200 Grade 1, 0603	TDK	CGA3E3X7R1H224K080AB
D <sub>G</sub>	0	N/A	N/A	N/A

(1) See [Third-party Products Disclaimer](#)

**表 2. List of Materials<sup>0</sup> (接下页)**

REFERENCE DESIGNATOR	QTY.	SPECIFICATION	MANUFACTURER	PART NUMBER
R <sub>G</sub>	1	RES, 0, 5%, 0.1 W, 0603	Yageo America	RC0603JR-070RL
C <sub>F</sub>	1	CAP, CERM, 100 pF, 50 V, +/- 1%, C0G/NP0, 0603	Kemet	C0603C101F5GACTU
R <sub>F</sub>	1	RES, 100, 1%, 0.1 W, 0603	Yageo America	RC0603FR-07100RL
R <sub>SNB</sub>	0	N/A	N/A	N/A
C <sub>SNB</sub>	0	N/A	N/A	N/A
R <sub>BIAS</sub>	1	RES, 0, 5%, 0.1 W, AEC-Q200 Grade 0, 0603	Panasonic	ERJ-3GEY0R00V
C <sub>BIAS</sub>	1	CAP, CERM, 0.01 uF, 50 V, +/- 10%, X7R, 0603	Samsung Electro-Mechanics	CL10B103KB8NCNC
C <sub>VCC</sub>	1	CAP, CERM, 1 uF, 16 V, +/- 20%, X7R, AEC-Q200 Grade 1, 0603	MuRata	GCM188R71C105MA64D
R <sub>PG</sub>	1	RES, 24.9 k, 1%, 0.1 W, 0603	Yageo America	RC0603FR-0724K9L

### 10.2.2.3 Inductor Selection ( $L_M$ )

When selecting the inductor, consider three key parameters: inductor current ripple ratio (RR), falling slope of the inductor current, and RHP zero frequency ( $f_{RHP}$ ).

Inductor current ripple ratio is selected to have a balance between core loss and copper loss. The falling slope of the inductor current must be low enough to prevent sub-harmonic oscillation at high duty cycle (additional  $R_{SL}$  resistor is required if not). Higher  $f_{RHP}$  (= lower inductance) allows a higher crossover frequency and is always preferred when using a small value output capacitor.

The inductance value can be selected to set the inductor current ripple between 30% and 70% of the average inductor current as a good compromise between RR,  $f_{RHP}$  and inductor falling slope.

### 10.2.2.4 Output Capacitor ( $C_{OUT}$ )

There are a few ways to select the proper value of output capacitor ( $C_{OUT}$ ). The output capacitor value can be selected based on output voltage ripple, output overshoot or undershoot due to load transient.

The ripple current rating of the output capacitors must be enough to handle the output ripple current. By using multiple output capacitors, the ripple current can be split. In practice, ceramic capacitors are placed closer to the diode and the MOSFET than the bulk aluminum capacitors in order to absorb the majority of the ripple current.

### 10.2.2.5 Input Capacitor

The input capacitors decrease the input voltage ripple. The required input capacitor value is a function of the impedance of the source power supply. More input capacitors are required if the impedance of the source power supply is not low enough.

### 10.2.2.6 MOSFET Selection

The MOSFET gate driver of the device is sourced from the VCC. The maximum gate charge is limited by the 35-mA VCC sourcing current limit.

A leadless package is preferred for high switching-frequency designs. The MOSFET gate capacitance should be small enough so that the gate voltage is fully discharged during the off-time.

### 10.2.2.7 Diode Selection

A Schottky is the preferred type for D1 diode due to its low forward voltage drop and small reverse recovery charge. Low reverse leakage current is important parameter when selecting the Schottky diode. The diode must be rated to handle the maximum output voltage plus any switching node ringing. Also, it must be able to handle the average output current.

### 10.2.2.8 Efficiency Estimation

The total loss of the boost converter ( $P_{TOTAL}$ ) can be expressed as the sum of the losses in the device ( $P_{IC}$ ), MOSFET power losses ( $P_Q$ ), diode power losses ( $P_D$ ), inductor power losses ( $P_L$ ), and the loss in the sense resistor ( $P_{RS}$ ).

$$P_{TOTAL} = P_{IC} + P_Q + P_D + P_L + P_{RS} \quad (19)$$

$P_{IC}$  can be separated into gate driving loss ( $P_G$ ) and the losses caused by quiescent current ( $P_{IQ}$ ).

$$P_{IC} = P_G + P_{IQ} \quad (20)$$

Each power loss is approximately calculated as follows:

$$P_G = Q_{G(@VCC)} \times V_{BIAS} \times f_{SW} \quad (21)$$

$$P_{IQ} = V_{BIAS} \times I_{BIAS} \quad (22)$$

$I_{VIN}$  and  $I_{VOUT}$  values in each mode can be found in the supply current section of the [Electrical Characteristics](#) table.

$P_Q$  can be separated into switching loss ( $P_{Q(SW)}$ ) and conduction loss ( $P_{Q(COND)}$ ).

$$P_Q = P_{Q(SW)} + P_{Q(COND)} \quad (23)$$

Each power loss is approximately calculated as follows:

$$P_{Q(SW)} = 0.5 \times (V_{LOAD} + V_F) \times I_{SUPPLY} \times (t_R + t_F) \times f_{SW} \quad (24)$$

$t_R$  and  $t_F$  are the rise and fall times of the low-side N-channel MOSFET device.  $I_{SUPPLY}$  is the input supply current of the boost converter.

$$P_{Q(COND)} = D \times I_{SUPPLY}^2 \times R_{DS(ON)} \quad (25)$$

$R_{DS(ON)}$  is the on-resistance of the MOSFET and is specified in the MOSFET data sheet. Consider the  $R_{DS(ON)}$  increase due to self-heating.

$P_D$  can be separated into diode conduction loss ( $P_{VF}$ ) and reverse recovery loss ( $P_{RR}$ ).

$$P_D = P_{VF} + P_{RR} \quad (26)$$

Each power loss is approximately calculated as follows:

$$P_{VF} = (1 - D) \times V_F \times I_{SUPPLY} \quad (27)$$

$$P_{RR} = V_{LOAD} \times Q_{RR} \times f_{SW} \quad (28)$$

$Q_{RR}$  is the reverse recovery charge of the diode and is specified in the diode datasheet. Reverse recovery characteristics of the diode strongly affect efficiency, especially when the output voltage is high.

$P_L$  is the sum of DCR loss ( $P_{DCR}$ ) and AC core loss ( $P_{AC}$ ). DCR is the DC resistance of inductor which is mentioned in the inductor data sheet.

$$P_L = P_{DCR} + P_{AC} \quad (29)$$

Each power loss is approximately calculated as follows:

$$P_{DCR} = I_{SUPPLY}^2 \times R_{DCR} \quad (30)$$

$$P_{AC} = K \times \Delta I^\beta \times f_{SW}^\alpha \quad (31)$$

$$\Delta I = \frac{V_{\text{SUPPLY}} \times D \times \frac{1}{f_{\text{SW}}}}{L_{\text{M}}} \quad (32)$$

$\Delta I$  is the peak-to-peak inductor current ripple.  $K$ ,  $\alpha$ , and  $\beta$  are core dependent factors which can be provided by the inductor manufacturer.

$P_{\text{RS}}$  is calculated as follows:

$$P_{\text{RS}} = D \times I_{\text{SUPPLY}}^2 \times R_{\text{S}} \quad (33)$$

Efficiency of the power converter can be estimated as follows:

$$\text{Efficiency} = \frac{V_{\text{LOAD}} \times I_{\text{LOAD}}}{P_{\text{TOTAL}} + V_{\text{LOAD}} \times I_{\text{LOAD}}} \quad (34)$$

### 10.2.3 Application Curve




图 38. Efficiency

### 10.3 System Examples







图 39. Typical Boost Application

**System Examples (接下页)**

**图 40. Typical Start-Stop Application**

**图 41. Emergency-call / Boost On-Demand / Portable Speaker**

**图 42. Typical SEPIC Application**

## System Examples (接下页)




图 43. LIDAR Bias Supply 1




图 44. LIDAR Bias Supply 2

## System Examples (接下页)




图 45. Low-Cost LED Driver




图 46. Secondary-Side Regulated Isolated Flyback



## System Examples (接下页)




图 47. Primary-Side Regulated Multiple-Output Isolated Flyback

## System Examples (接下页)




图 48. Typical Non-Isolated Flyback




图 49. LED Driver with High-Side Current Sensing

## System Examples (接下页)




图 50. Dual-Stage Automotive Rear-Lights LED Driver

## 11 Power Supply Recommendations

The device is designed to operate from a power supply or a battery whose voltage range is from 1.5 V to 45 V. The input power supply must be able to supply the maximum boost supply voltage and handle the maximum input current at 1.5 V. The impedance of the power supply and battery including cables must be low enough that an input current transient does not cause an excessive drop. Additional input ceramic capacitors may be required at the supply input of the converter.

## 12 Layout

### 12.1 Layout Guidelines

The performance of switching converters heavily depends on the quality of the PCB layout. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimize generation of unwanted EMI.

- Put the Q1, D1, and  $R_S$  components on the board first.
- Use a small size ceramic capacitor for  $C_{OUT}$ .
- Make the switching loop ( $C_{OUT}$  to D1 to Q1 to  $R_S$  to  $C_{OUT}$ ) as small as possible.
- Leave a copper area near the D1 diode for thermal dissipation.
- Put the device near the  $R_S$  resistor.
- Put the  $C_{VCC}$  capacitor as near the device as possible between the VCC and PGND pins.
- Use a wide and short trace to connect the PGND pin directly to the center of the sense resistor.
- Connect the CS pin to the center of the sense resistor. If necessary, use vias.
- Connect a filter capacitor between CS pin and power ground trace.
- Connect the COMP pin to the compensation components ( $R_{COMP}$  and  $C_{COMP}$ ).
- Connect the  $C_{COMP}$  capacitor to the power ground trace.
- Connect the AGND pin directly to the analog ground plane. Connect the AGND pin to the  $R_{UVLOB}$ ,  $R_T$ ,  $C_{SS}$ , and  $R_{FBB}$  components.
- Connect the exposed pad to the AGND and PGND pins under the device.
- Connect the GATE pin to the gate of the Q1 FET. If necessary, use vias.
- Make the switching signal loop (GATE to Q1 to  $R_S$  to PGND to GATE) as small as possible.
- Add several vias under the exposed pad to help conduct heat away from the device. Connect the vias to a large ground plane on the bottom layer.

## 12.2 Layout Examples




图 51. PCB Layout Example 1

## Layout Examples (接下页)




图 52. PCB Layout Example 2

## 13 器件和文档支持

### 13.1 器件支持

#### 13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 13.1.2 开发支持

相关开发支持请参阅以下资源：

[LM5155 升压控制器快速入门计算器](#)

##### 13.1.2.1 使用 **WEBENCH®** 工具创建定制设计

单击[此处](#)，使用 LM5155x-Q1 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

1. 首先输入输入电压 ( $V_{IN}$ )、输出电压 ( $V_{OUT}$ ) 和输出电流 ( $I_{OUT}$ ) 要求。
2. 使用优化器拨盘优化该设计的关键参数，如效率、尺寸和成本。
3. 将生成的设计与德州仪器 (TI) 的其他可行的解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下，可执行以下操作：

- 运行电气仿真，观察重要波形以及电路性能
- 运行热性能仿真，了解电路板热性能
- 将定制原理图和布局方案以常用 CAD 格式导出
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息，请访问 [www.ti.com.cn/WEBENCH](http://www.ti.com.cn/WEBENCH)。

### 13.2 文档支持

#### 13.2.1 相关文档

请参阅如下相关文档：

- 德州仪器 (TI)，[《LM5155EVM-BST 用户指南》](#)
- 德州仪器 (TI)，[《如何使用 LM5155-Q1 设计升压转换器》](#)
- 德州仪器 (TI)，[《INA180-FLY 用户指南》](#)
- 德州仪器 (TI)，[《如何使用 LM5155-Q1 设计隔离型反激式转换器》](#)

### 13.3 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件，以及立即订购快速访问。

表 3. 相关链接

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
LM5155-Q1	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>
LM51551-Q1	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>

### 13.4 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 13.5 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

## 社区资源 (接下页)

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 13.6 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 13.7 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 13.8 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。



## 重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM51551QDSSRQ1	ACTIVE	WSON	DSS	12	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	1CW	<a href="#">Samples</a>
LM51551QDSSTQ1	ACTIVE	WSON	DSS	12	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	1CW	<a href="#">Samples</a>
LM5155QDSSRQ1	ACTIVE	WSON	DSS	12	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	CVR	<a href="#">Samples</a>
LM5155QDSSTQ1	ACTIVE	WSON	DSS	12	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 150	CVR	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM51551QDSSRQ1	WSO	DSS	12	3000	180.0	8.4	2.3	3.2	1.0	4.0	8.0	Q1
LM51551QDSSTQ1	WSO	DSS	12	250	180.0	8.4	2.3	3.2	1.0	4.0	8.0	Q1
LM5155QDSSRQ1	WSO	DSS	12	3000	180.0	8.4	2.3	3.2	1.0	4.0	8.0	Q1
LM5155QDSSTQ1	WSO	DSS	12	250	180.0	8.4	2.3	3.2	1.0	4.0	8.0	Q1

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM51551QDSSRQ1	WSON	DSS	12	3000	213.0	191.0	35.0
LM51551QDSSTQ1	WSON	DSS	12	250	213.0	191.0	35.0
LM5155QDSSRQ1	WSON	DSS	12	3000	213.0	191.0	35.0
LM5155QDSSTQ1	WSON	DSS	12	250	213.0	191.0	35.0



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224220/A 02/2018

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DSS0012C

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:25X



SOLDER MASK DETAILS

4224220/A 02/2018

NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# EXAMPLE STENCIL DESIGN

DSS0012C

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 13:  
83% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:25X

4224220/A 02/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2021 德州仪器半导体技术（上海）有限公司