







ZHCSL91A - OCTOBER 2020 - REVISED MARCH 2021

TPS25947

TPS25947xx 具有输入反极性保护功能的 2.7V-23V、5.5A、28mΩ 真反向电流阻 断电子保险丝

1 特性

- 宽工作输入电压范围: 2.7V 至 23V
 - 绝对最大值为 28V
 - 可耐受高达 **15V** 的负电压
- 具有低导通电阻的集成式背对背 FET: RON = 28.3mΩ(典型值)
- 支持具有真反向电流阻断功能的理想二极管运行状
- 快速过压保护
 - 过压钳位 (OVC), 可通过引脚选择阈值 (3.8V、 5.7V、13.8V),响应时间为 5 µs(典型值),
 - 可调节过压锁定 (OVLO), 响应时间为 1.2 μs (典型值)
- 过流保护,具有负载电流监控器输出 (ILM)
 - 主动电流限制或断路器选项
 - 可调节阈值 (ILIM) 0.5A 6A
 - ILIM > 1A 时精度为 ±10%
 - 可调瞬态消隐计时器 (ITIMER), 支持高达 2 x ILIM 的峰值电流
 - 输出负载电流监控精度:±6% (IOUT ≥ 1A)
- 通过快速跳变响应实现短路保护
 - 响应时间为 500ns (典型值)
 - 可调节 (2 x ILIM) 和固定阈值
- 带有可调节欠压锁定阈值 (UVLO) 的高电平有效使 能输入
- 可调节的输出压摆率控制 (dVdt)
- 过热保护
- 数字输出
 - 优先电源多路复用器控制 (AUXOFF) 和故障指 示 (FLT),或
 - 具有可调节阈值 (PGTH) 的电源正常状态指示 (PG)
- UL2367 认证(正在申请中)
- IEC 62368 CB 认证(正在申请中)
- 小尺寸: QFN 2mm x 2mm, 0.45mm 间距

2 应用

- 电源多路复用器/ORing
- 适配器输入保护
- USB PD 保护 PC/笔记本电脑/显示器/扩展坞
- 服务器/PC 主板/附加卡
- 企业级存储 RAID/HBA/SAN/eSSD
- 患者监护仪

3 说明

TPS25947xx 系列电子保险丝是采用小型封装的高度集 成电路保护和电源管理解决方案。此类器件只需很少的 外部组件即可提供多种保护模式,能够非常有效地抵御 过载、短路、电压浪涌、反极性和过多浪涌电流。借助 集成的背对背 FET,始终可以阻止从输出端到输入端 的反向电流流动,从而使该器件非常适合电源多路复用 器/ORing 应用以及需要负载侧能量保持存储解决方案 以防输入电源发生故障的系统。器件采用基于线性 ORing 的方案,以确保几乎为零的直流反向电流,并 以最小的正向压降和功率耗散来模拟理想的二极管行 为。

可以使用单个外部电容器来调节输出压摆率和浪涌电 流。通过将输出钳制到安全的固定最大电压(可通过引 脚选择)或在输入超过可调过压阈值时切断输出,可以 保护负载免受输入过压情况的影响。此类器件通过主动 限制电流或断开电路来响应输出过载。用户可以调节输 出电流限制阈值以及瞬态过流消隐计时器。电流限制控 制引脚还用作模拟负载电流监控器。


器件采用 2mm x 2mm 10 引脚 HotRod QFN 封装,旨 在改善热性能并减小系统尺寸。

其额定工作结温范围为 - 40°C 至 +125°C。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
TPS25947xxRPW	QFN (10)	2mm × 2mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版原理图



Table of Contents

1 特性	1	9.2 Single Device, Self-Controlled	38
2 应用		9.3 Typical Application	39
3 说明		9.4 Active ORing	42
4 Revision History		9.5 Priority Power MUXing	44
5 Device Comparison Table		9.6 USB PD Port Protection	<mark>51</mark>
6 Pin Configuration and Functions		9.7 Parallel Operation	<u>53</u>
7 Specifications		9.8 Application Limitations	56
7.1 Absolute Maximum Ratings		10 Power Supply Recommendations	
7.2 ESD Ratings		10.1 Transient Protection	
7.3 Recommended Operating Conditions		10.2 Output Short-Circuit Measurements	58
7.4 Thermal Information		11 Layout	<mark>59</mark>
7.5 Electrical Characteristics		11.1 Layout Guidelines	
7.6 Timing Requirements		11.2 Layout Example	
7.7 Switching Characteristics		12 Device and Documentation Support	
7.8 Typical Characteristics		12.1 Documentation Support	
8 Detailed Description		12.2 接收文档更新通知	
8.1 Overview		12.3 支持资源	
8.2 Functional Block Diagram		12.4 Trademarks	
8.3 Feature Description			
8.4 Device Functional Modes		12.6 术语表	
9 Application and Implementation			02
9.1 Application Information		13 Mechanical, Packaging, and Orderable Information	63

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

CI	nanges tro	m Revisior	ı * (Octo	ber 2020) to	o Revision A (March 2021)	Page
•	将状态从	"预告信息"	更改为	"量产数据"	,	1

5 Device Comparison Table

Part Number	Overvoltage Response	Overcurrent Response	AUXOFF or PG	FLT or PGTH	Response to Fault	
TPS259470ARPW	Adjustable OVLO		AUXOFF	FLT	Auto-Retry	
TPS259470LRPW	Pin Selectable OVC (3.8 V/5.7 V/13.8 V) Adjustable OVLO	,	Active Current Limit	AUXOFF	r Ei	Latch-Off
TPS259472ARPW		Pin Selectable OVC	Active Current Limit			Auto-Retry
TPS259472LRPW			PG	PGTH	Latch-Off	
TPS259474ARPW			Circuit Breaker		PGIH	Auto-Retry
TPS259474LRPW	Aujustable OVLO	Circuit Dreaker			Latch-Off	



6 Pin Configuration and Functions




图 6-1. TPS25947xx RPW Package 10-Pin QFN Top View

表 6-1. Pin Functions

PIN		TYPE	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
EN/UVLO	1	Analog Input	Active High Enable for the device. A Resistor Divider on this pin from input supply to GND can be used to adjust the Undervoltage Lockout threshold. Do not leave floating. Refer to 节 8.3.2 for details.		
OVLO	2	Analog Input	TPS259470x/4x: A Resistor Divider on this pin from supply to GND can be used to adjust the Overvoltage Lockout threshold. This pin can also be used as an Active Low Enable for the device. Do not leave floating. Refer to 节 8.3.3 for details.		
OVCSEL		Analog Input	TPS259472x: Overvoltage Clamp Threshold Select Pin. Refer to 节 8.3.4 for details.		
PG		Digital Output	TPS259472x/4x: Power Good indication. This is an Open Drain signal which is asserted High when the internal powerpath is fully turned ON and PGTH input exceeds a certain threshold. Refer to 节 8.3.11 for more details.		
AUXOFF	3	Digital Output	TPS259470x: Auxiliary channel control signal. This is an Open Drain signal which is asserted High when the input supply is valid and channel has completed inrush sequence. This can be used to enable/disable the auxiliary supply eFuse to facilitate smooth switchover in a Priority power MUXing configuration. Refer to 节 8.3.10 for more details.		
FLT	4	Digital Output	TPS259470x: Active low Fault event indicator. This is an Open Drain signal which will be pulled low when a fault is detected. Refer to 节 8.3.9 for more details.		
PGTH	- 4	Analog Input	TPS259472x/4x: Power Good Threshold. Refer to 节 8.3.11 for more details.		
IN	5	Power	Power Input.		
OUT	6	Power	Power Output.		
DVDT	7	Analog Output	A capacitor from this pin to GND sets the output turn on slew rate. Leave this pin floating for the fastest turn on slew rate. Refer to 节 8.3.5.1 for details.		
GND	8	Ground	This is the ground reference for all internal circuits and must be connected to system GND.		
ILM	9	Analog Output	This is a dual function pin used to limit and monitor the output current. An external resistor from this pin to GND sets the output current limit threshold during start-up as well as steady state. The pin voltage can also be used as analog output load current monitor signal. Do not leave floating. Refer to † 8.3.5.2 or † 8.3.5.3 for more details.		

表 6-1. Pin Functions (continued)

PIN	PIN TYPE DESCRIPTION		DESCRIPTION
NAME	NO.	1175	DESCRIPTION
ITIMER	10	Analog Output	A capacitor from this pin to GND sets the overcurrent blanking interval during which the output current can temporarily exceed set current limit (but lower than fast-trip threshold) before the device overcurrent response takes action. Leave this pin open for fastest response to overcurrent events. Refer to † 8.3.5.2 or † 8.3.5.3 for more details.

Copyright © 2021 Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	Parameter	Pin	MIN	MAX	UNIT
V	Maximum Input Voltage Range, -40 $^{\circ}\mathrm{C} \leqslant T_{J} \leqslant$ 125 $^{\circ}\mathrm{C}$	-IN	max(-15, V _{OUT} - 21)	28	V
V _{IN}	Maximum Input Voltage Range, -10 $^{\circ}\mathrm{C} \leqslant T_{J} \leqslant$ 125 $^{\circ}\mathrm{C}$		max(-15, V _{OUT} - 22)	28	V
V	Maximum Output Voltage Range, -40 $^{\circ}\mathrm{C} \leqslant T_{\mathrm{J}} \leqslant$ 125 $^{\circ}\mathrm{C}$	OUT	- 0.3	min (28, V _{IN} + 21)	
V _{OUT}	Maximum Output Voltage Range, -10 $^{\circ}\mathrm{C} \leqslant T_{J} \leqslant 125 ^{\circ}\mathrm{C}$	001	- 0.3	min (28, V _{IN} + 22)	
V _{OUT,PLS}	Minimum Output Voltage Pulse (< 1 μs)	OUT	- 0.8		
V _{EN/UVLO}	Maximum Enable Pin Voltage Range (2)	EN/UVLO	- 0.3	6.5	V
V _{OVLO}	Maximum OVLO Pin Voltage Range (TPS259470x/4x)	OVLO	- 0.3	6.5	V
V _{OVCSEL}	Maximum OVCSEL Pin Voltage Range (TPS259472x)	OVCSEL	Internally L	imited	V
V _{dVdT}	Maximum dVdT Pin Voltage Range	dVdt	Internally L	imited	V
V _{ITIMER}	Maximum ITIMER Pin Voltage Range	ITIMER	Internally L	imited	V
V _{PGTH}	Maximum PGTH Pin Voltage Range (TPS259472x/4x)	PGTH	- 0.3	6.5	V
V _{AUXOFF}	Maximum AUXOFF Pin Voltage Range (TPS259470x)	AUXOFF	- 0.3	6.5	V
V_{PG}	Maximum PG Pin Voltage Range (TPS259472x/4x)	PG	- 0.3	6.5	V
V _{FLTB}	Maximum FLT Pin Voltage Range (TPS259470x) (2)	FLT	- 0.3	6.5	V
V _{ILM}	Maximum ILM Pin Voltage Range	ILM	Internally L	imited	V
I _{MAX}	Maximum Continuous Switch Current	IN to OUT	Internally L	imited	Α
TJ	Junction temperature		Internally L	imited	°C
T _{LEAD}	Maximum Lead Temperature			300	°C
T _{STG}	Storage temperature		- 65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	\ \	
V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	

Product Folder Links: TPS25947

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ If this pin has a pull-up up to V_{IN} , it is recommended to use a resistance of 350 k Ω or higher to limit the current under conditions where IN can be exposed to reverse polarity.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	Parameter	Pin	MIN	MAX	UNIT
V _{IN}	Input Voltage Range	IN	2.7	23 (1)	V
V _{OUT}	Output Voltage Range	OUT		min (23, V _{IN} + 20)	V
V _{EN/UVLO}	Enable Pin Voltage Range	EN/UVLO		5 ⁽²⁾	V
V _{OVLO}	OVLO Pin Voltage Range (TPS259470x/4x)	OVLO	0.5	1.5	V
V _{dVdT}	dVdt Capacitor Voltage Rating	dVdt	V _{IN} + 5 V ⁽³⁾		V
V _{FLTB}	FLT Pin Voltage Range (TPS259470x)	FLT		5 (4)	V
V_{PGTH}	PGTH Pin Voltage Range (TPS259472x/4x)	PGTH		5 ⁽⁴⁾	V
V _{AUXOFF}	AUXOFF Pin Voltage Range (TPS259470x)	AUXOFF		5 ⁽⁴⁾	V
V _{PG}	PG Pin Voltage Range (TPS259472x/4x)	PG		5 ⁽⁴⁾	V
V _{ITIMER}	ITIMER Pin Capacitor Voltage Rating	ITIMER	4		V
R _{ILM}	ILM Pin Resistance	ILM	549	6650	Ω
I _{MAX}	Continuous Switch Current, T $_{\rm J} \leqslant$ 125 $^{\circ}{\rm C}$	IN to OUT		5.5	Α
TJ	Junction temperature		- 40	125	°C

- (1) For TPS259472x variants, the input operating voltage should be limited to the selected Output Voltage Clamp threshold as listed in the Electrical Characteristics section
- (2) For supply voltages below 5V, it is okay to pull up the EN pin to IN directly. For supply voltages greater than 5V or systems which can be exposed to reverse polarity on input supply, it is recommended to use a pull-up resistor with a minimum value of 350 kΩ.
- (3) In a PowerMUX/ORing scenario with unequal supplies, the dVdt capacitor rating for each device should be chosen based on the highest of the 2 rails.
- (4) For systems which can be exposed to reverse polarity on input supply, if this pin is referred to input supply, it is recommended to use a pull-up resistor with a minimum value of 350 kΩ to limit the current through the pin.

7.4 Thermal Information

		TPS25947xx	
	THERMAL METRIC (1)	RPW (QFN)	UNIT
		10 PINS	
R _{0,JA} Junction-to-ambient thermal resistance	41.7 (2)	°C/W	
K θ JA	Junction-to-ambient thermal resistance	74.5 ⁽³⁾	°C/W
Ψ JT	Junction-to-top characterization parameter	1	°C/W
111	Junction-to-board characterization parameter	20 (2)	°C/W
ΨЈВ	Junction-to-poard characterization parameter	27.6 ⁽³⁾	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2021 Texas Instruments Incorporated

⁽²⁾ Based on simulations conducted with the device mounted on a custom 4-layer PCB (2s2p) with 8 thermal vias under device

⁽³⁾ Based on simulations conducted with the device mounted on a JEDEC 4-layer PCB (2s2p) with no thermal vias under device



7.5 Electrical Characteristics

(Test conditions unless otherwise noted) $^-40^{\circ}\text{C} \leqslant T_J \leqslant 125^{\circ}\text{C}, V_{\text{IN}} = 12 \text{ V}, \text{OUT} = \text{Open}, V_{\text{EN/UVLO}} = 2 \text{ V}, V_{\text{OVLO}} = 0 \text{ V} \text{ for TPS259470x/4x}, \text{OVCSEL} = 390 \text{ k} \Omega \text{ to GND for TPS259472x}, R_{\text{ILM}} = 549 \Omega \text{ , dVdT} = \text{Open, ITIMER} = \text{Open, AUXOFF} = \text{Open for TPS259470x}, \overline{\text{FLT}} = \text{Open for TPS259470x}, \text{PGTH} = \text{Open for TPS259472x/4x}, \text{PG} = \text{Open for TPS259472x/4x}. \text{All voltages referenced to GND}.}$

	renced to GND.				
Test Parameter	Description	MIN	TYP	MAX	UNITS
NPUT SUPPI	_Y (IN)				
/ _{UVP(R)}	IN Supply UVP Rising threshold	2.44	2.53	2.64	V
/ _{UVP(F)}	IN Supply UVP Falling threshold	2.35	2.42	2.55	V
	IN Supply Quiescent Current (TPS259470x)		428	610	μΑ
	IN Supply Quiescent Current (TPS259472x)		426	610	μΑ
Q(ON)	IN Supply Quiescent Current (TPS259474x)		428	610	μA
	IN Supply Quiescent Current during RCB, V _{OUT} = V _{IN} + 1 V		193		μA
	IN Supply Current during OVC (TPS259472x)		445	625	μA
Q(OFF)	IN Supply disabled State Current (V _{SD(F)} < V _{EN} < V _{UVLO(F)})		73	130	μA
SD	IN Supply Shutdown Current (V _{EN} < V _{SD(F)})		4.4	28.7	μΑ
Q(OVLO)	IN Supply OFF Current (OVLO condition), V _{OUT} = V _{IN} + 1 V		190	267	μA
INLKG(IRPP)	IN Supply Leakage Current (V _{IN} = -14 V, V _{OUT} = 0 V)		-3.7		μA
OUTLKG(OVLO)	OUT Leakage Current (OVLO condition), V _{OUT} > V _{IN}		319	443	μA
ON RESISTAI	NCE (IN - OUT)			'	
	V_{IN} = 12 V, I_{OUT} = 3 A, T_J = 25 $^{\circ}\mathrm{C}$		28.2		mΩ
R _{ON}	$2.7 \leqslant V_{\text{IN}} \leqslant 23 \text{ V, I}_{\text{OUT}}$ = 3 A, $-40 ^{\circ}\!$			45	mΩ
ENABLE/UND	DERVOLTAGE LOCKOUT (EN/UVLO)				
/ _{UVLO(R)}	UVLO Rising threshold	1.183	1.20	1.223	V
/ _{UVLO(F)}	UVLO Falling threshold	1.076	1.09	1.116	V
	EN/UVLO Falling Threshold for lowest shutdown current	0.45	0.74		V
ENLKG	EN/UVLO leakage current	-0.1		0.1	μA
OVERVOLTA	GE LOCKOUT (OVLO) - TPS259470x/4x				
/ _{OV(R)}	OVLO Rising threshold	1.183	1.20	1.223	V
	OVLO Falling threshold	1.076	1.09	1.116	V
OVLKG	OVLO pin leakage current, 0.5 V < V _{OVLO} < 1.5 V	-0.1		0.1	μA
OUTPUT VOL	TAGE CLAMP (OUT) - TPS259472x				
	Overvoltage Clamp Threshold, OVCSEL = Shorted to GND	3.65	3.88	4.1	V
Vovc	Overvoltage Clamp Threshold, OVCSEL = Open	5.25	5.74	6.2	V
	Overvoltage Clamp Threshold, OVCSEL = 390 kΩ to GND	13.2	13.85	14.5	V
	Output Voltage During Clamping, OVCSEL = Shorted to GND, I _{OUT} = 10 mA	3.2	3.82	4.2	V
V _{CLAMP}	Output Voltage During Clamping, OVCSEL = Open, I _{OUT} = 10 mA	5.0	5.68	6.12	V
	Output Voltage During Clamping, OVCSEL = 390 k Ω to GND, I_{OUT} = 10 mA	13.0	13.79	14.6	V
OVERCURRE	NT PROTECTION (OUT)				
	Overcurrent Threshold, R_{ILM} = 6.65 k Ω	0.425	0.500	0.575	Α
	Overcurrent Threshold, $R_{ILM} = 3.32 \text{ k}\Omega$	0.850	1.007	1.150	Α
LIM	Overcurrent Threshold, $R_{ILM} = 1.65 \text{ k}\Omega$	1.800	2.028	2.200	Α
MABLE/UND /UVLO(R) /UVLO(F) /SD(F) ENLKG DVERVOLTAC /OV(R) /OV(F) DVLKG DUTPUT VOL /OVC	Overcurrent Threshold, R _{ILM} = 750 Ω	3.960	4.452	4.840	A
	C. C. Carron, Till Control Till Too 22	0.000	1.102	1.540	

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

7.5 Electrical Characteristics (continued)

(Test conditions unless otherwise noted) – 40°C \leq T_J \leq 125°C, V_{IN} = 12 V, OUT = Open, V_{EN/UVLO} = 2 V, V_{OVLO} = 0 V for TPS259470x/4x, OVCSEL = 390 k Ω to GND for TPS259472x, R_{ILM} = 549 Ω , dVdT = Open, ITIMER = Open, AUXOFF = Open for TPS259470x, FLT = Open for TPS259470x, PGTH = Open for TPS259472x/4x, PG = Open for TPS259472x/4x. All voltages referenced to GND.

	renced to GND.				
Test Parameter	Description	MIN	TYP	MAX	UNITS
I	Circuit Breaker Threshold, ILM Pin Open (Single point failure)		0.1		Α
FLT	Circuit Breaker Threshold, ILM Pin Shorted to GND (Single point failure)		1.1	2.1	Α
SCGain	Scalable Fast Trip Threshold (I _{SC}) : I _{LIM} Ratio		201		%
FT	Fixed Fast-trip current threshold		22.2		Α
V _{FB}	V _{OUT} threshold to exit Current Limit Foldback		1.9		V
OVERCURRE	NT FAULT TIMER (ITIMER)			'	
V _{INT}	ITIMER pin internal pull-up voltage	2.3	2.57	2.72	V
R _{ITIMER}	ITIMER pin internal pull-up resistance		15		kΩ
ITIMER	ITIMER pin internal discharge current, I _{OUT} > I _{LIM}	1.2	1.8	2.5	μA
Δ V _{ITIMER}	ITIMER discharge differential voltage threshold	1.286	1.51	1.741	V
OUTPUT LOA	D CURRENT MONITOR (ILM)				
<u> </u>	Analog Load Current Monitor Gain (I_{MON} : I_{OUT}), I_{OUT} = 0.5 A to 1 A, I_{OUT} < I_{LIM}	165	182	200	μΑ/Α
G _{IMON}	Analog Load Current Monitor Gain (I_{MON} : I_{OUT}), I_{OUT} = 1 A to 5.5 A, I_{OUT} < I_{LIM}	165	182	200	μΑ/Α
REVERSE CU	IRRENT BLOCKING (IN - OUT)				
V _{FWD}	V _{IN} - V _{OUT} Forward regulation voltage, I _{OUT} = 10 mA	4.7	16.9		mV
V_{REVTH}	V _{IN} - V _{OUT} threshold for fast BFET turn off (enter reverse current blocking)	-36.45	-29.3	-22.3	mV
V _{FWDTH}	V _{IN} - V _{OUT} threshold for fast BFET turn on (exit reverse current blocking)	83	104.1	125	mV
I _{REVLKG(OFF)}	OUT Leakage Current during unpowered condition (V _{OUT} = 12 V, V _{IN} = 0 V)		4.86		μΑ
I _{REVLKG}	Reverse leakage current, (V _{OUT} - V _{IN}) = 21.5 V		10.1		μA
OUTLKG(RCB)	OUT Leakage Current during ON state with RCB, V _{OUT} = V _{IN} + 1 V		234		μΑ
POWER GOO	D INDICATION (PG) - TPS259472x/4x or AUXILIARY CHANN	EL CONTROL (AU	XOFF) - TPS25	9470x	
	PG/AUXOFF pin voltage while de-asserted. $V_{IN} < V_{UVP(F)}$, $V_{EN} < V_{SD(F)}$, Weak pull-up ($I_{PG} = 26~\mu$ A)		0.67	1	V
V_{PGD}	PG/AUXOFF pin voltage while de-asserted, $V_{IN} < V_{UVP(F)}$, $V_{EN} < V_{SD(F)}$, Strong pull-up ($I_{PG} = 242 \ \mu$ A)		0.79	1	V
	PG/AUXOFF pin voltage while de-asserted, V _{IN} > V _{UVP(R)}		0		V
I _{PGLKG}	PG/AUXOFF Pin leakage current, PG/AUXOFF asserted		0.9	3	μΑ
POWERGOO	D THRESHOLD (PGTH) - TPS259472x/4x			'	
V _{PGTH(R)}	PGTH Rising threshold	1.183	1.20	1.223	V
V _{PGTH(F)}	PGTH Falling threshold	1.076	1.09	1.116	V
РСТНІКС	PGTH leakage current	-0.1		0.3	μΑ
FAULT INDIC	ATION (FLT) - TPS259470x		,	1	
FLTLKG	FLT leakage current	-1		1	μA
R _{FLT}	FLT Internal Pull down resistance		12.3		Ω
OVERTEMPE	RATURE PROTECTION (OTP)				
TSD	Thermal Shutdown Rising Threshold, T _J †		154		°C

7.5 Electrical Characteristics (continued)

(Test conditions unless otherwise noted) – 40° C \leq T_J \leq 125 $^{\circ}$ C, V_{IN} = 12 V, OUT = Open, V_{EN/UVLO} = 2 V, V_{OVLO} = 0 V for TPS259470x/4x, OVCSEL = 390 k Ω to GND for TPS259472x, R_{ILM} = 549 Ω , dVdT = Open, ITIMER = Open, AUXOFF = Open for TPS259470x, FLT = Open for TPS259470x, PGTH = Open for TPS259472x/4x, PG = Open for TPS259472x/4x. All voltages referenced to GND.

Test Parameter	Description	MIN	ТҮР	MAX	UNITS
TSD _{HYS}	Thermal Shutdown Hysteresis, T _J ↓	10 °C			
DVDT	VDT				
I _{dVdt}	dVdt Pin Charging Current	0.81	2.21	3.82	μA

7.6 Timing Requirements

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
t _{OVLO}	Overvoltage lock-out response time (TPS259470x/4x)	V _{OVLO} > V _{OV(R)} to V _{OUT} ↓	1.2	μs
t _{OVC}	Overvoltage clamp response time (TPS259472x)	V _{IN} > V _{OVC} to V _{OUT} ↓	5	μs
t _{CB}	Circuit-Breaker response time (TPS259474x)	I _{OUT} > 1.2 x I _{LIM} & ITIMER expired to I _{OUT} ↓	2	μs
t _{LIM}	Current limit response time (TPS259470x/2x)	I_{OUT} > 1.2 x I_{LIM} & ITIMER expired to I_{OUT} settling to within 5 % of I_{LIM}	400	μs
t _{SC}	Scalable fast-trip response time	I _{OUT} > 3 x I _{LIM} to I _{OUT} ↓	500	ns
t _{FT}	Fixed fast-trip response time	I _{OUT} > I _{FT} to I _{OUT} ↓	500	ns
t _{RST}	Auto-Retry Interval after fault (TPS25947xA)		110	ms
t _{swov}	OVLO fast recovery response time (TPS259470x)	V _{OVLO} < V _{OV(F)} to V _{OUT} †	90	μs
t _{SWRCB}	Reverse Current Blocking recovery time	(V _{IN} - V _{OUT}) > V _{FWDTH} to V _{OUT} ↑	50	μs
t _{RCB}	Reverse Current Blocking comparator response time	(V _{OUT} - V _{IN}) > 1.3 x V _{REVTH} to BFET OFF	1	μs
t _{PGA}	PG Assertion de-glitch (TPS259472x/4x)		12	μs
t _{PGD}	PG De-assertion de-glitch (TPS259472x/4x)		12	μs

Product Folder Links: TPS25947

7.7 Switching Characteristics

The output rising slew rate is internally controlled and constant across the entire operating voltage range to ensure the turn on timing is not affected by the load conditions. The rising slew rate can be adjusted by adding capacitance from the dVdt pin to ground. As C_{dVdt} is increased it will slow the rising slew rate (SR). See Slew Rate and Inrush Current Control (dVdt) section for more details. The Turn-Off Delay and Fall Time, however, are dependent on the RC time constant of the load capacitance (C_{OUT}) and Load Resistance (R_L). The Switching Characteristics are only valid for the power-up sequence where the supply is available in steady state condition and the load voltage is completely discharged before the device is enabled. Typical Values are taken at $T_J = 25^{\circ}C$ unless specifically noted otherwise. $R_L = 100 \Omega$, $C_{OUT} = 1 \mu F$

PARAMETER		V _{IN}	C _{dVdt} = Open	t = Open C _{dVdt} = 1800 pF		UNIT
		2.7 V	12.14	0.87	0.5	
SR _{ON}	Output Rising slew rate	12 V	28.1	1.09	0.61	V/ms
		23 V	44.78	1.25	0.71	
		2.7 V	0.09	0.6	0.97	
$t_{D,ON}$	Turn on delay	12 V	0.1	1.32	2.35	ms
		23 V	0.11	1.99	3.69	
		2.7 V	0.17	2.51	4.33	
t _R	Rise time	12 V	0.35	8.1	15.37	ms
		23 V	0.40	14.4	25.89	
		2.7 V	0.27	3.11	5.31	
t _{ON}	Turn on time	12 V	0.45	10.08	17.72	ms
		23 V	0.50	16.41	29.57	
		2.7 V	64.44	64.44	64.44	
$t_{D,OFF}$	Turn off delay	12 V	25.32	25.32	25.32	μs
		23 V	23.02	23.02	23.02	1






图 7-1. TPS25947xx Switching Times





7.8 Typical Characteristics




















 V_{IN} = 12 V, C_{OUT} = 30 μ F, C_{dVdt} = Open, $V_{EN/UVLO}$ stepped up to 1.4 V

图 7-38. Start Up with Enable



 C_{OUT} = 220 $\,\mu$ F, C_{dVdt} = 10 nF, EN/UVLO connected to IN through resistor ladder, 12 V hot-plugged to IN

图 7-40. Input Hot-Plug




图 7-35. FLTb Pin Pull-down Resistance vs Temperature






图 7-37. Time to Thermal Shut-Down During Steady State



 $\rm V_{EN/UVLO}$ = 3.3 V, $\rm C_{OUT}$ = 30 $~\mu$ F, $\rm C_{dVdt}$ = Open, $\rm V_{IN}$ ramped up to 12 V

图 7-39. Start Up with Supply




 V_{IN} = 12 V, C_{OUT} = 470 $~\mu$ F, C_{dVdt} = 3300 pF, $V_{\text{EN/UVLO}}$ stepped up to 1.4 V

图 7-41. Inrush Current with Capacitive Load




 V_{IN} = 12 V, C_{OUT} = 470 $~\mu$ F, R_{OUT} = 5 $~\Omega$, C_{dVdt} = 3300 pF, $V_{EN/UVLO}$ stepped up to 1.4 V

图 7-42. Inrush Current with Resistive and Capacitive Load




 C_{OUT} = 220 $\,\,\mu$ F, PG pulled up to 3 V, -15 V hot-plugged to IN

图 7-43. Input Reverse Polarity Protection - Fast Ramp




 C_{OUT} = 220 $\,\mu$ F, PG pulled up to 3 V, V_{IN} ramped down from 0 V to -15 V and then ramped up to 0 V

图 7-44. Input Reverse Polarity Protection - Slow Ramp



 C_{OUT} = 220 $~\mu$ F, R_{OUT} = 20 $~\Omega$, V_{IN} Overvoltage threshold set to 13.2 V, V_{IN} ramped up from 12 V to 16 V

图 7-45. Overvoltage Lockout Response - TPS259470x/4x




 R_{OVCSEL} = GND, C_{OUT} = 220 $\,\,\mu$ F, I_{OUT} = 120 mA, V_{IN} ramped up from 3.3 V to 6 V

PO COST = Open Cour = 220 UF Lour = 150 mA

 R_{OVCSEL} = Open, C_{OUT} = 220 $\,\,\mu$ F, I_{OUT} = 150 mA, V_{IN} ramped up from 5 V to 8 V

图 7-46. Overvoltage Clamp Response - TPS259472x



 R_{OVCSEL} = 390 k Ω , C_{OUT} = 220 $~\mu$ F, I_{OUT} = 300 mA, V_{IN} ramped up from 12 V to 16.5 V

图 7-48. Overvoltage Clamp Response - TPS259472x





图 7-47. Overvoltage Clamp Response - TPS259472x


 V_{IN} = 12 V, C_{ITIMER} = 2.2 nF, C_{OUT} = 220 $~\mu$ F, R_{ILM} = 549 $~\Omega$, I_{OUT} stepped from 3 A \rightarrow 9 A \rightarrow 3 A within 5 ms

图 7-49. Active Current Limit Response - TPS259470x




 V_{IN} = 12 V, C_{ITIMER} = 2.2 nF, C_{OUT} = 220 $~\mu$ F, R_{ILM} = 549 $~\Omega$, I_{OUT} stepped from 3 A \rightarrow 9 A

图 7-50. Active Current Limit Response Followed by TSD - TPS259470x




 V_{IN} = 12 V, C_{ITIMER} = 2.2 nF, C_{OUT} = 470 $~\mu$ F, R_{ILM} = 549 $~\Omega$, I_{OUT} ramped from 4 A \rightarrow 8 A \rightarrow 4 A within 1 ms

图 7-51. Transient Overcurrent Blanking Timer Response - TPS259474x




 V_{IN} = 12 V, C_{ITIMER} = 2.2 nF, C_{OUT} = 470 $~\mu$ F, R_{ILM} = 549 $~\Omega$, I_{OUT} ramped from 4 A \rightarrow 8 A

图 7-52. Circuit Breaker Response - TPS259474x




 V_{IN} = 12 V, R_{ILM} = 549 Ω , $V_{EN/UVLO}$ = 3.3 V, OUT stepped from Open \rightarrow Short-circuit to GND

图 7-53. Output Short-Circuit During Steady State



 V_{IN} = 12 V, R_{ILM} = 549 Ω , $V_{EN/UVLO}$ = 3.3 V, OUT stepped from Open \rightarrow Short-circuit to GND

图 7-54. Output Short-Circuit During Steady State (zoomed In)



V_{IN} = 12 V, C_{OUT} = Open, OUT short-circuit to GND, R_{ILM} = 1650 $\,^{\Omega}$, V_{EN/UVLO} stepped from 0 V to 3.3 V

图 7-55. Power Up into Short-Circuit

8 Detailed Description

8.1 Overview

The TPS25947xx is an eFuse with integrated power path that is used to ensure safe power delivery in a system. The device starts its operation by monitoring the IN bus. When the input supply voltage (V_{IN}) exceeds the Undervoltage Protection threshold (V_{UVP}) , the device samples the EN/UVLO pin. A high level (> V_{UVLO}) on this pin enables the internal power path (BFET+HFET) to start conducting and allow current to flow from IN to OUT. When EN/UVLO is held low (< V_{UVLO}), the internal power path is turned off. In case of reverse voltages appearing at the input, the power path remains OFF thereby protecting the output load.


After a successful start-up sequence, the device now actively monitors its load current and input voltage, and controls the internal HFET to ensure that the user adjustable overcurrent limit threshold (I_{LIM}) is not exceeded and overvoltage spikes are either safely clamped to the selected threshold voltage (V_{OVC}) or cut-off once they cross the user adjustable overvoltage lockout threshold (V_{OVLO}). The device also provides fast protection against severe overcurrent during short-circuit events. This keeps the system safe from harmful levels of voltage and current. At the same time, a user adjustable overcurrent blanking timer allows the system to pass moderate transient peaks in the load current profile without tripping the eFuse. This ensures a robust protection solution against real faults which is also immune to transients, thereby ensuring maximum system uptime.

The device has integrated reverse current blocking FET (BFET) which operates like an ideal diode. The BFET is linearly regulated to maintain a small constant forward drop (V_{FWD}) in forward conduction mode and turned off completely to block reverse current if output voltage exceeds the input voltage.

The device also has a built-in thermal sensor based shutdown mechanism to protect itself in case the device temperature (T_J) exceeds the recommended operating conditions.




8.2 Functional Block Diagram



Not applicable to Latch-off variants (TPS259470L)


图 8-1. TPS259470x Block Diagram



Not applicable to Latch-off variants (TPS259472L)

图 8-2. TPS259472x Block Diagram





Not applicable to Latch-off variants (TPS259474L)

图 8-3. TPS259474x Block Diagram

8.3 Feature Description

The TPS25947xx eFuse is a compact, feature rich power management device that provides detection, protection and indication in the event of system faults.

8.3.1 Input Reverse Polarity Protection

The TPS25947xx device is internally protected against steady state negative voltages applied at the input supply pin. The device blocks the negative voltage from appearing at the output, thereby protecting the load circuits. There's no reverse current flowing from output to the input in this condition. The lowest negative voltage the device can handle at the input is limited to -15 V or V_{OUT} - 21 V, whichever is higher. It's also recommended that all signal pins (e.g. EN/UVLO, OVLO, PGTH) which are connected to input supply should have a sufficiently large pull-up resistor to limit the current flowing out of these pins during reverse polarity conditions. Please refer to *Absolute Maximum Ratings* table for more details.

8.3.2 Undervoltage Lockout (UVLO & UVP)

The TPS25947xx implements Undervoltage Protection on IN in case the applied voltage becomes too low for the system or device to properly operate. The Undervoltage Protection has a default lockout threshold of V_{UVP} which is fixed internally. Also, the UVLO comparator on the EN/UVLO pin allows the Undervoltage Protection threshold to be externally adjusted to a user defined value. The 图 8-4 and 方程式 1 show how a resistor divider can be used to set the UVLO set point for a given voltage supply.




图 8-4. Adjustable Undervoltage Protection

$$V_{\text{IN(UV)}} = \frac{V_{\text{UVLO}} \times (\text{R1} + \text{R2})}{\text{R2}}$$
(1)

8.3.3 Overvoltage Lockout (OVLO)

The TPS259470x/4x variants allow the user to implement Overvoltage Lockout to protect the load from input overvoltage conditions. The OVLO comparator on the OVLO pin allows the Overvoltage Protection threshold to be adjusted to a user defined value. Once the voltage at the OVLO pin crosses the OVLO rising threshold $V_{OV(R)}$, the device turns off the power to the output. Thereafter, the devices wait for the voltage at the OVLO pin to fall below the OVLO falling threshold $V_{OV(F)}$ before the output power is turned ON again. The rising and falling thresholds are slightly different to provide hysterisis. The $\[\]$ 8-5 and $\[\]$ 2 show how a resistor divider can be used to set the OVLO set point for a given voltage supply.

Copyright © 2021 Texas Instruments Incorporated






图 8-5. Adjustable Overvoltage Protection

$$V_{IN(OV)} = \frac{V_{OV} x (R1 + R2)}{R2}$$
 (2)

While recovering from a OVLO event, the TPS259470x variants bypass the inrush control (dVdt) and start up in a current limited manner to provide faster turn ON and minimize power supply droop.




图 8-6. TPS259470x Overvoltage Lockout and Recovery

While recovering from a OVLO event, the TPS259474x variants start up with inrush control (dVdt).




图 8-7. TPS259474x Overvoltage Lockout and Recovery

8.3.4 Overvoltage Clamp (OVC)

The TPS259472x variants implement a voltage clamp on the output to protect the system in the event of input overvoltage. When the device detects the input has exceeded the Overvoltage Clamp Threshold (V_{OVC}), it quickly responds within t_{OVC} and stops the output from rising further and then regulates the HFET linearly to clamp the output voltage below V_{CLAMP} as long as an overvoltage condition is present on the input.

If the part stays in clamping state for an extended period of time, there will be higher power dissipation inside the part which may eventually lead to thermal shut-down (TSD). Once the part shuts down due to TSD fault, it would either stay latched off (TPS259472L variant) or restart automatically after a fixed delay (TPS259472A variant). See *Overtemperature Protection (OTP)* for more details on device response to overtemperature.




图 8-8. TPS259472x Overvoltage Response (Auto-Retry)

There are 3 available overvoltage clamp threshold options which can be configured using the OVCSEL pin.

表 8-1. TPS259472x Overvoltage Clamp Threshold Selection

OVCSEL Pin Connection	Overvoltage Clamp Threshold	
Shorted to GND	3.8 V	
Open	5.7 V	
Connected to GND through 390-k Ω resistor	13.8 V	

8.3.5 Inrush Current, Overcurrent, and Short Circuit Protection

TPS25947xx incorporates four levels of protection against overcurrent:

- 1. Adjustable slew rate (dVdt) for inrush current control
- 2. Adjustable threshold (I_{LIM}) for overcurrent protection during start-up or steady-state
- 3. Adjustable threshold (I_{SC}) for fast-trip response to severe overcurrent during start-up or steady-state
- 4. Fixed threshold (I_{FT}) for fast-trip response to quickly protect against hard output short-circuits during steadystate

8.3.5.1 Slew Rate (dVdt) and Inrush Current Control

During hot-plug events or while trying to charge a large output capacitance at start-up, there can be a large inrush current. If the inrush current is not managed properly, it can damage the input connectors and/or cause the system power supply to droop leading to unexpected restarts elsewhere in the system. The inrush current during turn on is directly proportional to the load capacitance and rising slew rate. 方程式 3 can be used to find the slew rate (SR) required to limit the inrush current (I_{INRUSH}) for a given load capacitance (C_{OUT}):

$$SR (V/ms) = \frac{I_{INRUSH} (mA)}{C_{OUT} (\mu F)}$$
(3)

A capacitor can be connected to the dVdt pin to control the rising slew rate and lower the inrush current during turn on. The required C_{dVdt} capacitance to produce a given slew rate can be calculated using \bar{p} ∓ 2.4 .

$$C_{dVdt} (pF) = \frac{2000}{SR (V/ms)}$$
(4)

The fastest output slew rate is achieved by leaving the dVdt pin open.

Note

For $C_{dVdt} > 10$ nF, it's recommended to add a 100- Ω resistor in series with the capacitor on the dVdt pin.

8.3.5.2 Circuit-Breaker

The TPS259474x (Circuit-Breaker) variants respond to output overcurrent conditions by turning off the output after a user adjustable transient fault blanking interval. When the load current exceeds the set overcurrent threshold (I_{LIM}) set by the ILM pin resistor (R_{ILM}), but stays lower than the fast-trip threshold ($2 \times I_{LIM}$), the device starts discharging the ITIMER pin capacitor using an internal 1.8- μ A pull-down current. If the load current drops below I_{LIM} before the ITIMER pin capacitor (C_{ITIMER}) discharges by ΔV_{ITIMER} , the ITIMER is reset by pulling it up to V_{INT} internally and the circuit breaker action is not engaged. This allows short load transient pulses to pass through the device without tripping the circuit. If the overcurrent condition persists, the C_{ITIMER} continues to discharge and once it discharges by ΔV_{ITIMER} , the circuit breaker action turns off the HFET immediately. At the same time, the C_{ITIMER} is charged up to V_{INT} again so that it is at its default state before the next overcurrent event. This ensures the full blanking timer interval is provided for every overcurrent event. \mathcal{F} can be used to calculate the R_{ILM} value for a overcurrent threshold.

$$R_{\rm ILM}\left(\Omega\right) = \frac{3334}{I_{\rm LIM}\left(A\right)} \tag{5}$$

Note

- 1. Leaving the ILM pin Open sets the current limit to nearly zero and results in the part breaking the circuit with the slightest amount of loading at the output.
- 2. Shorting the ILM pin to ground at any point during normal operation is detected as a fault and the part shuts down. There's a minimum current (I_{FLT}) which the part allows in this condition before the pin short condition is detected.

The duration for which transients are allowed can be adjusted using an appropriate capacitor value from ITIMER pin to ground. The C_{ITIMER} value needed to set the desired transient overcurrent blanking interval can be calculated using 方程式 6.

$$t_{\text{ITIMER}}(ms) = \frac{\Delta V_{\text{ITIMER}}(V) \times C_{\text{ITIMER}}(nF)}{I_{\text{ITIMER}}(\mu A)}$$
(6)

Copyright © 2021 Texas Instruments Incorporated




图 8-9. TPS259474x Overcurrent Response

Note

- 1. Leave the ITIMER pin open to allow the part to break the circuit with the minimum possible delay.
- 2. Shorting the ITIMER pin to ground results in minimum overcurrent response delay (similar to ITIMER pin open condition), but increases the device current consumption. This is not a recommended mode of operation.
- 3. Increasing the ITIMER cap value extends the overcurrent blanking interval, but it also extends the time needed for the ITIMER cap to recharge up to V_{INT}. If the next overcurrent event occurs before the ITIMER cap is recharged fully, it will take lesser time to discharge to the ITIMER expiry threshold, thereby providing a shorter blanking interval than intended.

Once the part shuts down due to a Circuit Breaker fault, it would either stay latched off (TPS259474L variant) or restart automatically after a fixed delay (TPS259474A variant).

8.3.5.3 Active Current Limiting

The TPS259470x/2x (Active Current Limit) variants respond to output overcurrent conditions by actively limiting the current after a user adjustable transient fault blanking interval. When the load current exceeds the set overcurrent threshold (I_{LIM}) set by the ILM pin resistor (R_{ILM}), but stays lower than the short-circuit threshold (2 x I_{LIM}), the device starts discharging the ITIMER pin capacitor using an internal 1.8- μ A pull-down current. If the load current drops below the overcurrent threshold before the ITIMER capacitor (C_{ITIMER}) discharges by Δ V_{ITIMER}, the ITIMER is reset by pulling it up to V_{INT} internally and the current limit action is not engaged. This

www.ti.com.cn

allows short load transient pulses to pass through the device without getting current limited. If the overcurrent condition persists, the C_{ITIMER} continues to discharge and once it discharges by ΔV_{ITIMER} , the current limit starts regulating the HFET to actively limit the current to the set overcurrent threshold (I_{LIM}). At the same time, the CITIMER is charged up to VINT again so that it is at its default state before the next overcurrent event. This ensures the full blanking timer interval is provided for every overcurrent event. 方程式 7 can be used to calculate the R_{II M} value for a desired overcurrent threshold.

$$R_{\rm ILM}\left(\Omega\right) = \frac{3334}{I_{\rm LIM}\left(A\right)} \tag{7}$$

Note


- 1. Leaving the ILM pin Open sets the current limit to nearly zero and results in the part entering current limit with the slightest amount of loading at the output.
- 2. The current limit circuit employs a foldback mechanism. The current limit threshold in the foldback region (0 V < V_{OUT} < V_{FB}) is lower than the steady state current limit threshold (I_{LIM}).
- Shorting the ILM pin to ground at any point during normal operation is detected as a fault and the part shuts down. There's a minimum current (IFLT) which the part allows in this condition before the pin short condition is detected.

The duration for which transients are allowed can be adjusted using an appropriate capacitor value from ITIMER pin to ground. The CITIMER value needed to set the desired transient overcurrent blanking interval can be calculated using 方程式 8 below.

$$t_{\text{ITIMER}}(ms) = \frac{\Delta V_{\text{ITIMER}}(V) \times C_{\text{ITIMER}}(nF)}{I_{\text{ITIMER}}(\mu A)}$$
(8)

Copyright © 2021 Texas Instruments Incorporated





⁽¹⁾ Applicable only to TPS259472x/4x variants

图 8-10. TPS259470x/2x Active Current Limit Response

Note


- 1. Leave the ITIMER pin open to allow the part to limit the current with the minimum possible delay.
- 2. Shorting the ITIMER pin to ground results in minimum overcurrent response delay (similar to ITIMER pin open condition), but increases the device current consumption. This is not a recommended mode of operation.
- Active current limiting based on R_{ILM} is active during startup for both TPS259470x/2x (Current Limit) and TPS259474x (Circuit-Breaker) variants. In case the startup current exceeds I_{LIM}, the device regulates the current to the set limit. However, during startup the current limit is engaged without waiting for the ITIMER delay.
- 4. For the TPS259472x variants, during overvoltage clamp condition, if an overcurrent event occurs, the current limit is engaged without waiting for the ITIMER delay.
- 5. Increasing the C_{ITIMER} value extends the overcurrent blanking interval, but it also extends the time needed for the C_{ITIMER} to recharge up to V_{INT}. If the next overcurrent event occurs before the C_{ITIMER} is recharged fully, it will take lesser time to discharge to the ITIMER expiry threshold, thereby providing a shorter blanking interval than intended.

During active current limit, the output voltage will drop resulting in increased device power dissipation across the HFET. If the device internal temperature (T_J) exceeds the thermal shutdown threshold (TSD), the HFET is turned off. Once the part shuts down due to TSD fault, it would either stay latched off (TPS25947xL variants) or restart automatically after a fixed delay (TPS25947xA variants). See *Overtemperature Protection (OTP)* for more details on device response to overtemperature.

⁽²⁾ Applicable only to TPS259470x variants

8.3.5.4 Short-Circuit Protection

During an output short-circuit event, the current through the device increases very rapidly. When a severe overcurrent condition is detected, the device triggers a fast-trip response to limit the current to a safe level. The internal fast-trip comparator employs a scalable threshold (I_{SC}) which is equal to 2 × I_{LIM} . This enables the user to adjust the fast-trip threshold rather than using a fixed threshold which can be too high for some low current systems. The device also employs a fixed fast-trip threshold (I_{FT}) to protect fast protection against hard short-circuits during steady state. The fixed fast-trip threshold is higher than the maximum recommended user adjustable scalable fast-trip threshold. Once the current exceeds I_{SC} or I_{FT} , the HFET is turned off completely within I_{FT} . Thereafter, the devices tries to turn the HFET back on after a short de-glitch interval (30 μ s) in a current limited manner instead of a dVdt limited manner. This ensures that the HFET has a faster recovery after a transient overcurrent event and minimizes the output voltage droop. However, if the fault is persistent, the device will stay in current limit causing the junction temperature to rise and eventually enter thermal shutdown. See *Overtemperature Protection (OTP)* section for details on the device response to overtemperature.



⁽¹⁾ Applicable only to TPS259472x/4x variants

图 8-11. TPS25947xx Short-Circuit Response

8.3.6 Analog Load Current Monitor

The device allows the system to accurately monitor the output load current by providing an analog current sense output on the ILM pin which is proportional to the current through the FET. The user can sense the voltage (V_{ILM}) across the R_{ILM} to get a measure of the output load current.

$$I_{\text{OUT}}(A) = \frac{V_{\text{ILM}}(\mu V)}{R_{\text{ILM}}(\Omega) \times G_{\text{IMON}}(\mu A/A)}$$
(9)


The waveform below shows the ILM signal response to a load step at the output.

Copyright © 2021 Texas Instruments Incorporated

⁽²⁾ Applicable only to TPS259470x variants

⁽³⁾ Applicable only to TPS25947xA variants





 V_{IN} = 12 V, C_{OUT} = 22 $~\mu$ F, R_{ILM} = 1150 $~\Omega$, I_{OUT} varied dynamically between 0A and 3.5 A

图 8-12. Analog Load Current Monitor Response

Note

The ILM pin is sensitive to capacitive loading. Careful design and layout is needed to ensure the parasitic capacitive loading on the ILM pin is < 50 pF for stable operation.

8.3.7 Reverse Current Protection

The device functions like an ideal diode and blocks reverse current flow from OUT to IN under all conditions. The device has integrated back-to-back MOSFETs connected in a common drain configuration. The voltage drop between the IN and OUT pins is constantly monitored and the gate drive of the blocking FET (BFET) is adjusted as needed to regulate the forward voltage drop at V_{FWD} . This closed loop regulation scheme (linear ORing control) enables graceful turn off of the MOSFET during a reverse current event and ensures there's no DC reverse current flow.

The device also uses a conventional comparator (V_{REVTH}) based reverse blocking mechanism to provide fast response (t_{RCB}) to transient reverse currents. Once the device enters reverse current blocking condition, it waits for the (V_{IN} - V_{OUT}) forward drop to exceed the V_{FWDTH} before it performs a fast recovery to reach full forward conduction state. This provides sufficient hysterisis to prevent supply noise or ripple from affecting the reverse current blocking response. The recovery from reverse current blocking is very fast (t_{SWRCB}). This ensures minimum supply droop which is helpful in applications such as supply MUXing/ORing and USB Fast Role Swap (FRS).



BFET operating state




图 8-13. Reverse Current Blocking Response

Product Folder Links: TPS25947

The waveforms below illustrate the reverse current blocking performance in various scenarios.

During fast voltage step at output (e.g. hot-plug), the fast comparator based reverse blocking mechanism ensures minimum jump/glitch on the input rail.




图 8-14. Reverse Current Blocking Performance During Fast Voltage Step at Output

During slow voltage ramp at output, the linear ORing based reverse blocking mechanism ensures there's no DC current flow from OUT to IN, thereby avoiding input rail from getting slowly charged up to output voltage.




图 8-15. Reverse Current Blocking Performance During Slow Voltage Ramp at Output

When the input supply droops or gets disconnected while the output storage element (bulk capacitor or super capacitor) is charged to the full voltage, the linear ORing scheme minimizes the self-discharge from OUT to IN. This ensures maximum hold-up time for the output storage element in critical power back-up applications.

It also prevents incorrect supply presence indication in applications which sense the input voltage to detect if the supply is connected.




图 8-16. Reverse Current Blocking Performance During Input Supply Failure

8.3.8 Overtemperature Protection (OTP)

The device monitors the internal die temperature (T_J) at all times and shuts down the part as soon as the temperature exceeds a safe operating level (TSD) thereby protecting the device from damage. The device will not turn back on until the junction cools down sufficiently, that is the die temperature falls below (TSD - TSD_{HYS}).

When the TPS25947xL (latch-off variant) detects thermal overload, it will be shut down and remain latched-off until the device is power cycled or re-enabled. When the TPS25947xA (auto-retry variant) detects thermal overload, it will remain off until it has cooled down by TSD_{HYS} . Thereafter, it will remain off for an additional delay of t_{RST} after which it will automatically retry to turn on if it is still enabled.

Copyright © 2021 Texas Instruments Incorporated



表 8-2. Thermal Shutdown

Device	Enter TSD	Exit TSD
TPS25947xL (Latch-Off)	$T_{J} \geqslant TSD$	$\begin{split} &T_{J} < TSD - TSD_{HYS} \\ &V_{IN} \text{ cycled to 0 V and then above } V_{UVP(R)} \text{ OR} \\ &EN/UVLO \text{ toggled below } V_{SD(F)} \end{split}$
TPS25947xA (Auto-Retry)	$T_{J}\geqslant TSD$	$\rm T_J < TSD$ - $\rm TSD_{HYS}$ $\rm V_{IN}$ cycled to 0 V and then above $\rm V_{UVP(R)}$ OR EN/UVLO toggled below $\rm V_{SD(F)}$ OR $\rm t_{RST}$ timer expired

8.3.9 Fault Response and Indication (FLT)

The following table summarizes the device response to various fault conditions. Additionally, an active low external fault indication (FLT) pin is available on the TPS259470x variants.

表 8-3. Fault Summary

Event	Protection Response	Fault Latched Internally	FLT Pin status (1)	FLT Assertion Delay ⁽¹⁾
Overtemperature	Shutdown	Υ	L	
Undervoltage (UVP or UVLO)	Shutdown	N	Н	
Input Reverse Polarity	Shutdown	N	Н	
Input Overvoltage	Shutdown ⁽¹⁾ (2)	N	Н	
Input Overvoltage	Voltage Clamp ⁽²⁾	N	N/A	
Transient Overcurrent (I _{LIM} < I _{OUT} < 2 x I _{LIM})	None	N	N	
Persistent Overcurrent	Circuit Breaker ⁽³⁾	Υ	N/A	
Persistent Overcurrent	Current Limit ⁽⁴⁾	N	L	t _{ITIMER}
Output Short-Circuit to GND	Circuit Breaker followed by Current Limit	N	Н	
ILM Pin Open (During Steady State)	Shutdown	N	L	t _{ITIMER}
ILM Pin Shorted to GND	Shutdown	Υ	L	t _{ITIMER}
Reverse Current ((V _{OUT} - V _{IN}) > V _{REVTH})	Reverse Current Blocking	N	L	

- (1) Applicable to TPS259470x variants only
- (2) Applicable to TPS259472x variants only
- (3) Applicable to TPS259474x variants only
- (4) Applicable to TPS259470x/2x variants only

Faults which are latched internally can be cleared either by power cycling the part (pulling V_{IN} to 0 V) or by pulling the EN/UVLO pin voltage below V_{SD} . This also releases the \overline{FLT} pin for the TPS259470x variants and resets the t_{RST} timer for the TPS25947xA (auto-retry) variants.

During a latched fault, pulling the EN/UVLO just below the UVLO threshold has no impact on the device. This is true for both TPS25947xL (latch-off) & TPS25947xA (auto-retry) variants.

For TPS25947xA (auto-retry) variants, on expiry of the t_{RST} timer after a fault, the device restarts automatically and the \overline{FLT} pin is de-asserted (TPS259470A variant).

8.3.10 Auxiliary Channel Control (AUXOFF)

The TPS259470x variants provide an active high digital output (AUXOFF) which is asserted to indicate when the priority input supply is in a valid range (above UVP/UVLO and below OVLO thresholds) and the device has

successfully completed its inrush sequence. The AUXOFF pin is an open-drain signal which needs to be pulled up to an external supply.

After power up, AUXOFF pin is pulled low initially. The device initiates a inrush sequence in which the HFET is turned on in a controlled manner. When the FET gate voltage has reached the full overdrive indicating that the inrush sequence is complete and device is capable of delivering full power, the AUXOFF pin is asserted high. Thereafter, the AUXOFF pin is de-asserted only if the input supply becomes invalid (below UVP/UVLO or above OVLO thresholds). No load side events/faults have any control over the AUXOFF de-assertion.

This pin is used to control the auxiliary channel when 2 TPS259470x devices are connected in a priority power MUX configuration. It can also be used as a supply valid status indication to the downstream load or system supervisor.

表 8-4. TPS259470x AUXOFF Indication Summary

Event	AUXOFF Pin
Undervoltage (UVP or UVLO)	L
Input Reverse Polarity	L
Overvoltage (OVLO)	L
Inrush	L
Steady State	Н
Overcurrent	Н
Short-Circuit Short-Circuit	Н
ILM Pin Open	н
ILM Pin Shorted to GND	Н
Reverse current ((V _{OUT} - V _{IN}) > V _{REVTH})	Н
Overtemperature	Н

When there is no supply to the device, the AUXOFF pin is expected to stay low. However, there is no active pull-down in this condition to drive this pin all the way down to 0 V. If the AUXOFF pin is pulled up to an independent supply which is present even if the device is unpowered, there can be a small voltage seen on this pin depending on the pin sink current, which is a function of the pull-up supply voltage and resistor. Minimize the sink current to keep this pin voltage low enough not to be detected as a logic HIGH by associated external circuits in this condition. This also ensures that the auxiliary channel is not turned off inadvertently in a priority power MUX configuration.

8.3.11 Power Good Indication (PG)

The TPS259472x/4x variants provide an active high digital output (PG) which serves as a power good indication signal and is asserted high depending on the voltage at the PGTH pin along with the device state information. The PG is an open-drain pin and needs to be pulled up to an external supply.

After power up, PG is pulled low initially. The device initiates a inrush sequence in which the HFET is turned on in a controlled manner. When the HFET gate voltage reaches the full overdrive indicating that the inrush sequence is complete and the voltage at PGTH is above $V_{PGTH(R)}$, the PG is asserted after a de-glitch time (t_{PGA}) .

PG is de-asserted if at any time during normal operation, the voltage at PGTH falls below $V_{PGTH(F)}$, or the device detects a fault (except overcurrent). The PG de-assertion de-glitch time is t_{PGD} .

Copyright © 2021 Texas Instruments Incorporated






图 8-17. TPS259472x/74x PG Timing Diagram

表 8-5. TPS259472x/4x PG Indication Summary

Event	Protection Response	PG Pin	PG Delay
Undervoltage (UVP or UVLO)	Shutdown	L	
Input Reverse Polarity	Shutdown	L	
Overvoltage (OVC) (TPS259472x only)	Clamp	H (If PGTH pin voltage > V _{PGTH(R)}) L (If PGTH pin voltage < V _{PGTH(F)})	t _{PGA} t _{PGD}
Overvoltage (OVLO) (TPS259474x only)	Shutdown	L (If PGTH pin voltage < V _{PGTH(F)})	t _{PGD}

 t_{PGD}

表 8-5. TPS259472x/4x PG Indication Summary (continued)								
Event	Protection Response	PG Pin	PG Delay					
Steady State	NA	H (If PGTH pin voltage > V _{PGTH(R)}) L (If PGTH pin voltage < V _{PGTH(F)})	t _{PGA} t _{PGD}					
Transient overcurrent	NA	H (If PGTH pin voltage > V _{PGTH(R)}) L (If PGTH pin voltage < V _{PGTH(F)})	t _{PGA} t _{PGD}					
Persistent overload (TPS259472x only)	Current Limiting	H (If PGTH pin voltage > V _{PGTH(R)}) L (If PGTH pin voltage < V _{PGTH(F)})	t _{PGA} t _{PGD}					
Persistent overload (TPS259474x only)	Shutdown	H (If PGTH pin voltage > V _{PGTH(R)}) L (If PGTH pin voltage < V _{PGTH(F)})	t _{PGA} t _{PGD}					
Output Short-Circuit to GND	Fast trip followed by Current Limit	H (If PGTH pin voltage > V _{PGTH(R)}) L (If PGTH pin voltage < V _{PGTH(F)})	t _{PGA} t _{PGD}					
ILM Pin Open	Shutdown	L (If PGTH pin voltage < V _{PGTH(F)})	t _{PGD}					
ILM Pin Shorted to GND	Shutdown	L (If PGTH pin voltage < V _{PGTH(F)})	t _{PGD}					
Reverse current (($V_{OUT} - V_{IN}$) > V_{REVTH})	Reverse current blocking	L	t _{PGD}					
Overtemperature	Shutdown	L (If PGTH pin voltage <	toco					

When there is no supply to the device, the PG pin is expected to stay low. However, there is no active pull-down in this condition to drive this pin all the way down to 0 V. If the PG pin is pulled up to an independent supply which is present even if the device is unpowered, there can be a small voltage seen on this pin depending on the pin sink current, which is a function of the pull-up supply voltage and resistor. Minimize the sink current to keep this pin voltage low enough not to be detected as a logic HIGH by associated external circuits in this condition.

 $V_{PGTH(F)}$

8.4 Device Functional Modes

Overtemperature

Shutdown

表 8-6. TPS259472x Overvoltage Clamp Threshold Selection

OVCSEL Pin Connection	Overvoltage Clamp Threshold
Shorted to GND	3.8 V
Open	5.7 V
Connected to GND through 390-k Ω resistor	13.8 V

Copyright © 2021 Texas Instruments Incorporated

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPS25947xx is a 2.7 V to 23 V, 5.5-A eFuse that is typically used for power rail protection applications . It operates from 2.7 V to 23 V with adjustable overvoltage and undervoltage protection. It provides ability to control inrush current and protection against input reverse polarity as well as reverse current conditions. It can be used in a variety of systems such as Adapter Input Protection , USB PD port protection ,Server/PC Motherboard/Addon cards , Enterprise storage - RAID/HBA/SAN/eSSD , Monitors/Docks. The design procedure explained in the subsequent sections can be used to select the supporting component values based on the application requirement. Additionally, a spreadsheet design tool TPS25947xx Design Calculator is available in the web product folder.

9.2 Single Device, Self-Controlled




图 9-1. Single Device, Self-Controlled

Other variations:

In a Host MCU controlled system, EN/UVLO or OVLO can also be driven from the host GPIO to control the device.

ILM pin can be connected to the MCU ADC input for current monitoring purpose.


Note

It's recommended to keep parasitic capacitance on ILM pin below 50 pF to ensure stable operation.

For the TPS259472x/4x variants, either V_{IN} or V_{OUT} can be used to drive the PGTH resistor divider depending on which supply needs to be monitored for power good indication.

9.3 Typical Application

TPS259474x can be used for PCIe card input power protection. A full-sized ×16 graphics card may draw up to 5.5 A at +12 V (66 W). A typical PCIe slot has the capacity of providing current upto 6 A. During overcurrent or short-circuit event at load side, TPS259474x can quickly respond to this fault event by turning off the device and thus protect the load from damage as well as prevent input supply from drooping. The ITIMER feature allows short duration peak currents to pass through without tripping the eFuse, thereby meeting the transient load current profile of graphics cards.



^{*} Optional circuit components needed for transient protection depending on input and output inductance. Please refer to *Transient Protection* section for details.

图 9-2. PCle Card Input Power Protection

9.3.1 Design Requirements

表 9-1. Design Parameters

PARAMETER	VALUE
Input supply voltage (V _{IN})	12 V
Undervoltage threshold (V _{IN(UV)})	10.8 V
Overvoltage threshold (V _{IN(OV)})	13.2 V
Output power good threshold (V _{PG})	11.4 V
Max continuous current	5.5 A
Load transient blanking interval (t _{ITIMER})	2 ms
Output capacitance (C _{OUT})	470 μF

Copyright © 2021 Texas Instruments Incorporated



表 9-1. Design Parameters (continued)

PARAMETER	VALUE
Output rise time (t _R)	20 ms
Overcurrent threshold (I _{LIM})	6 A
Overcurrent response	Circuit breaker
Fault response	Latch-off

9.3.2 Detailed Design Procedure

9.3.2.1 Device Selection

Since the application requires circuit-breaker response to overcurrent with latch-off response after a fault, the TPS259474L variant is selected after refering to the *Device Comparison Table*.

9.3.2.2 Setting Undervoltage and Overvoltage Thresholds

The supply undervoltage and overvoltage thresholds are set using the resistors R1, R2 & R3 whose values can be calculated using 方程式 10 and 方程式 11:

$$V_{IN(UV)} = \frac{V_{UVLO(R)} x (R1 + R2 + R3)}{R2 + R3}$$
(10)

$$V_{IN(OV)} = \frac{V_{OV(R)} x (R1 + R2 + R3)}{R3}$$
(11)

Where $V_{UVLO(R)}$ is the UVLO rising threshold and $V_{OV(R)}$ is the OVLO rising threshold . Because R1, R2 and R3 leak the current from input supply V_{IN} , these resistors must be selected based on the acceptable leakage current from input power supply V_{IN} . The current drawn by R1, R2 and R3 from the power supply is IR123 = V_{IN} / (R1 + R2 + R3). However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, IR123 must be chosen to be 20 times greater than the leakage current expected on the EN/UVLO and OVLO pins.

From the device electrical specifications, both the EN/UVLO and OVLO leakage currents are 0.1 μ A (max), $V_{OV(R)}$ = 1.2 V and $V_{UVLO(R)}$ = 1.2 V. From design requirements, $V_{IN(OV)}$ = 13.2 V and $V_{IN(UV)}$ = 10.8 V. To solve the equation, first choose the value of R1 = 470 k Ω and use the above equations to solve for R2 = 10.7 k Ω and R3 = 48 k Ω .

Using the closest standard 1% resistor values, we get R1 = 470 k Ω , R2 = 11 k Ω , and R3 = 47 k Ω .

9.3.2.3 Setting Output Voltage Rise Time (t_R)

For a successful design, the junction temperature of device must be kept below the absolute maximum rating during both dynamic (start-up) and steady-state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and inrush current limit required with system capacitance to avoid thermal shutdown during start-up.

The slew rate (SR) needed to achieve the desired output rise time can be calculated as:

$$SR (V/ms) = \frac{V_{IN} (V)}{t_R (ms)} = \frac{12 V}{20 ms} = 0.6 V/ms$$
(12)

The C_{dVdt} needed to achieve this slew rate can be calculated as:

$$C_{\text{dVdt}} (pF) = \frac{2000}{\text{SR} (\text{V/ms})} = \frac{2000}{0.6} = 3333 \text{ pF}$$
 (13)

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

Choose the nearest standard capacitor value as 3300 pF.

For this slew rate, the inrush current can be calculated as:

Inrush (mA) = SR (V/ms) x Cout (
$$\mu$$
F) = 0.6 x 470 = 282 mA (14)

The average power dissipation inside the part during inrush can be calculated as:

PDINRUSH (W) =
$$\frac{\text{Iinrush (A) x Vin (V)}}{2} = \frac{0.282 \times 12}{2} = 1.69 \text{ W}$$
 (15)

For the given power dissipation, the thermal shutdown time of the device must be greater than the ramp-up time t_R to avoid start-up failure. 89-3 shows the thermal shutdown limit, for 1.69 W of power, the shutdown time is more than 10 s which is very large as compared to $t_R = 20$ ms. Therefore, it is safe to use 20 ms as the startup time for this application.




图 9-3. Thermal Shut-Down Plot During Inrush

9.3.2.4 Setting Power Good Assertion Threshold

The Power Good assertion threshold can be set using the resistors R4 & R5 connected to the PGTH pin whose values can be calculated as:

$$V_{PG} = \frac{V_{PGTH(R)} x (R4 + R5)}{R5}$$
(16)

Because R4 and R5 leak the current from the output rail V_{OUT} , these resistors must be selected to minimize the leakage current. The current drawn by R4 and R5 from the power supply is IR45 = V_{OUT} / (R4 + R5). However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, IR123 must be chosen to be 20 times greater than the PGTH leakage current expected.

From the device electrical specifications, PGTH leakage current is 1 $\,\mu$ A (max), $V_{PGTH(R)}$ = 1.2 V and from design requirements, V_{PG} = 11.4 V. To solve the equation, first choose the value of R4 = 47 k Ω and calculate R5 = 5.52 k Ω . Choose nearest 1% standard resistor value as R5 = 5.6 k Ω .

9.3.2.5 Setting Overcurrent Threshold (I_{LIM})

The overcurrent protection (Circuit Breaker) threshold can be set using the R_{ILM} resistor whose value can be calculated as:

$$R_{\rm ILM}(\Omega) = \frac{3334}{I_{\rm LIM}(A)} = \frac{3334}{6 \, A} = 555.6 \, \Omega$$
 (17)

Copyright © 2021 Texas Instruments Incorporated



Choose nearest 1% standard resistor value as 549 $\,\Omega$.


9.3.2.6 Setting Overcurrent Blanking Interval (t_{ITIMER})

The overcurrent blanking timer interval can be set using the C_{ITIMER} capacitor whose value can be calculated as:

$$\mathsf{C}_{\mathsf{ITIMER}}\left(\mathsf{nF}\right) = \frac{\mathsf{t}_{\mathsf{ITIMER}}\left(\mathsf{ms}\right) \, \mathsf{x} \; \, \mathsf{I}_{\mathsf{ITIMER}}\left(\mu\mathsf{A}\right)}{\Delta \mathsf{V}_{\mathsf{ITIMER}}\left(\mathsf{V}\right)} = \frac{2 \, \mathsf{x} \; 1.8}{1.51} \, = 2.38 \; \mathsf{nF} \tag{18}$$

Choose nearest standard capacitor value as 2.2 nF.

9.3.3 Application Curves



9.4 Active ORing

A typical redundant power supply configuration is shown in <a>Security 9-7 below. Schottky ORing diodes have been popular for connecting parallel power supplies, such as parallel operation of wall adapter with a battery or a hold-up storage capacitor. The disadvantage of using ORing diodes is high voltage drop and associated power loss. The TPS259470x/4x with integrated, low-ohmic, back-to-back FETs provide a simple and efficient solution. <a>Security 9-7 below shows the Active ORing implementation using TPS249474x devices.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated




图 9-7. Two Devices, Active ORing Configuration

The linear ORing mechanism in TPS25947xx ensures that there's no reverse current flowing from one power source to the other during fast or slow ramp of either supply.

The following waveform illustrates the active ORing behavior when the supply rails are being ramped up sequentially.




图 9-8. Active ORing Response




图 9-9. Active ORing Response

When the bus voltages (IN1 and IN2) are matched, device in each path sees a forward voltage drop and is ON delivering the load current. During this period, current is shared between the rails in the ratio of differential voltage drop across each device.

Copyright © 2021 Texas Instruments Incorporated

In addition to supply ORing, the devices protect the system from overvoltage, excessive inrush current, overload and short-circuit faults at all times.

Note

- 1. The TPS259472x (OVC variants) are not recommended for use in ORing applications. While the device is in clamping state, if the output is forced to a higher voltage by the other channel, the device can get damaged.
- 2. ORing can be done either between two similar rails or between dissimilar rails. For ORing cases with skewed voltage combinations, care must be taken to design circuit components on PGTH/EN/OVLO pins for the lower voltage channel devices such that the Absolute maximum ratings on those pins are not exceeded when higher voltage is present on the other channel. Also, the dVdt pin capacitor rating should be chosen based on the highest of the 2 supplies. Refer to Recommended Operating Conditions table for more details.

9.5 Priority Power MUXing

Applications having two energy sources such as PCIe cards, Tablets and Portable battery powered equipment require preference of one source to another. For example, mains power (wall-adapter) has the priority over the internal battery back-up power. These applications demand for switchover from mains power to backup power only when main input voltage falls below a user defined threshold. The TPS25947xx devices provide a simple solution for priority power multiplexing needs.

§ 9-10 below shows a typical priority power multiplexing implementation using TPS259470x devices. When

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices. When

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices. When

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices. When

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices. When

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices. When

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices.

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices.

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices.

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices.

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices.

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices.

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices.

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices.

■ 10 below shows a typical priority power multiplexing implementation using TPS259470x devices.

■ 10 below shows a typical priority power multiplexing the priority power primary (priority) power source (IN1) is present and within the valid range (not in UV/OV condition), the primary path device path powers the OUT bus irrespective of whether auxiliary supply voltage (V_{IN2}) is greater than, equal to or less than primary supply voltage (V_{IN1}). The device in auxiliary path is held in off condition by forcing its OVLO pin to high using the AUXOFF signal from the primary path device.

Once the primary supply voltage falls outside the user-defined valid operating range (UV/OV condition), the primary path device de-asserts the AUXOFF which signals the auxiliary path device to turn on and the system starts operating from the auxiliary supply. During this transition, the auxiliary path device bypasses its dVdt limited startup and performs a fast recovery to start delivering power within t_{SWOV}.

When the primary supply is restored, the primary path device turns on fully at a defined slew rate and then asserts its AUXOFF pin high to turn the auxiliary path device off, allowing a seamless transition from auxiliary to the primary supply with minimal output voltage droop and with no shoot-through current.

A key consideration in power MUXing applications is the minimum voltage the output bus droops to during the switchover from one supply to another. This in turn depends on multiple factors including the output load current (I_{LOAD}) , output bus hold-up capacitance (C_{OUT}) and switchover time (t_{SW}) .

While switching from primary supply (V_{IN1}) to auxiliary supply (V_{IN2}), the minimum bus voltage can be calculated using 方程式 19. Here, the switchover time (t_{SW}) is equal to the fast OVLO recovery time (t_{SWOV}) taken by the TPS259470x variants to turn on fully and start delivering current to the load.

$$V_{OUT(min)}(V) = min(V_{IN1}, V_{IN2}) - \frac{t_{SW}(\mu s) \times I_{LOAD}(A)}{C_{OUT}(\mu F)}$$
(19)

While switching from auxiliary supply (V_{IN2}) to primary supply (V_{IN1}), the minimum bus voltage can be calculated using 方程式 20. Here the maximum switchover time is equal to the RCB recovery time (t_{SWRCB}), depending on whether V_{IN1} is equal to or lower than V_{IN2} to start with.

$$V_{\text{OUT(min)}}(V) = \min(V_{\text{IN1}}, V_{\text{IN2}}) - V_{\text{FWDTH}}(V) - \frac{t_{\text{SWRCB}}(\mu s) \times I_{\text{LOAD}}(A)}{C_{\text{OUT}}(\mu F)}$$
(20)

Product Folder Links: TPS25947

The AUXOFF pins of the devices can be used as a digital indication to identify which of the 2 supplies is active and delivering power to the load.




图 9-10. Priority Power MUXing with 2 x TPS259470x - Option 1

This configuration provides the most compact priority power MUXing solution with multiple benefits, including active current limit protection on both channels as well as overvoltage protection on primary channel. It also provides the fastest switchover time from primary to auxiliary, but at the cost of a slightly increased quiescent current on the auxiliary path while primary path is active. Also, it uses the fewest external components, but at the cost of bypassing overvoltage protection on auxiliary channel.

The following waveforms illustrate the TPS259470x performance in a priority power MUXing configuration.






图 9-11. TPS259470x Power MUX - Switchover from Primary to Auxiliary Supply




图 9-12. TPS259470x Power MUX - Switchover from Auxiliary to Primary Supply

There's a possible variation to the above configuration in case overvoltage protection is needed on both channels. This needs an additional signal N-FET to drive the OVLO pin of the auxiliary path device as shown in § 9-13 below. The switchover times are similar to the previous configuration.

Product Folder Links: TPS25947




图 9-13. Priority Power MUXing with 2 x TPS259470x - Option 2

Another variation of the previous configuration ensures minimum quiescent current on the auxiliary channel while primary channel is active, but at the cost of additional N-FET to drive the EN/UVLO pin of auxiliary path device as shown in 89-14 below. At the same time, it has a higher switchover delay from primary to auxiliary supply as compared to the previous configuration.






图 9-14. Priority Power MUXing with 2 x TPS259470x - Option 3

$$V_{\text{OUT(min)}}\left(V\right) = min\left(V_{\text{IN1}}, V_{\text{IN2}}\right) - V_{\text{FWDTH}}\left(V\right) - \frac{t_{\text{SWRCB}}\left(\mu s\right) \times I_{\text{LOAD}}\left(A\right)}{C_{\text{OUT}}\left(\mu F\right)} \tag{21}$$

While switching from a lower supply rail to higher supply rail, the minimum bus voltage can be calculated using 方程式 22. Here, the switchover time (t_{SW}) is the time taken by the device to turn on fully and start delivering

current to the load, which is equal to the device turn-on time (t_{ON}), which in turn includes the turn-on delay (t_{D.ON}) and rise time (t_R) determined by the dVdt capacitor (C_{dVdt}) and bus voltage.

$$V_{OUT(min)}(V) = min(V_{IN1}, V_{IN2}) - \frac{t_{SW}(\mu s) \times I_{LOAD}(A)}{C_{OUT}(\mu F)}$$
(22)

All the preceding configurations provide a priority power MUXing solution with active current limit protection response. In case circuit breaker response is prefered, it is possible to implement a solution using TPS259474x devices as shown in 8 9-15 below. Here, the EN/UVLO signal of the primary path device is used to control the OVLO of the auxiliary path device. This ensures that auxiliary path device is turned on only when the primary supply falls below a user-defined undervoltage (UVLO) threshold. In this configuration, supply overvoltage protection is not available on both channels. The PG pins of the devices can be used as a digital indication to identify which of the 2 supplies is active and delivering power to the load.

Copyright © 2021 Texas Instruments Incorporated






图 9-15. Priority power MUXing with 2 x TPS259474x

While switching from one supply rail to the other, the minimum bus voltage can be calculated using 力程式 23. Here, the maximum switchover time (t_{SW}) is the time taken by the device to turn on and start delivering power to the load, which is equal to the device turn-on time (t_{ON}) , which in turn includes the turn-on delay $(t_{D,ON})$ and rise time (t_R) determined by the dVdt capacitor (C_{dVdt}) and bus voltage.

$$V_{OUT(min)}(V) = min(V_{IN1}, V_{IN2}) - \frac{t_{SW}(\mu s) \times I_{LOAD}(A)}{C_{OUT}(\mu F)}$$
(23)

Note

- 1. The TPS259472x (OVC variants) are not recommended for use in power MUXing or ORing applications. While the device is in clamping state, if the output is forced to a higher voltage by the other channel, the device can get damaged.
- Power MUXing can be done either between two similar rails (such as 12-V Primary & 12-V Aux, 3.3-V Primary & 3.3-V Aux) or between dissimilar rails (such as 12-V Primary & 5-V Aux or or vice versa).
- 3. For power MUXing cases with skewed voltage combinations, care must be taken to design circuit components on PGTH/EN/OVLO pins for the lower voltage channel devices such that the Absolute maximum ratings on those pins are not exceeded when higher voltage is present on the other channel. Also, the dVdt pin capacitor rating should be chosen based on the highest of the 2 supplies. Refer to Recommended Operating Conditions table for more details.

9.6 USB PD Port Protection

End equipments like PC, Notebooks, Docking Stations, Monitors etc.. have USB PD ports which can be configured as DFP (Source), UFP (Sink) or DRP (Source+Sink). TPS259470x can be used independently or in conjunction with LM73100 to handle the power path protection requirements of USB PD ports as shown in \$\mathbb{S}\$ 9-16 below.

TPS259470x provides Overcurrent & Short-Circuit protection in the source path, while blocking any reverse current from the port to the internal source power rail. The fast recovery (t_{SWRCB}) from reverse current blocking ensures minimum supply droop during Fast Role Swap (FRS) events. The PD controller can also use the OVLO pin as an active low enable signal to control the power path. Holding the OVLO pin high keeps the device in OFF state in sink mode and blocks current in both directions. Once the PD controller determines the need to start sourcing power, it can pull the OVLO pin low to trigger a fast recovery from OFF to ON state within t_{SWOV} , meeting the FRS timing requirements.

The LM73100 provides overvoltage protection on the sink path, while blocking reverse current from internal sink rail to the port.

The linear ORing mechanism in TPS259470x & LM73100 ensures that there's no reverse current flowing from one power source to the other during fast or slow ramp of either supply.

Copyright © 2021 Texas Instruments Incorporated







图 9-16. USB PD Port Protection

The waveform below shows the TPS259470x behavior when a 20-V source connected at the USB bus is suddenly disconnected. The TPS259470x is initially in reverse current blocking condition. As the bus voltage starts drooping, the TPS259470x exits the condition and performs a fast charge to restore the bus voltage above vSafe5V(min) within t_{SWRCB}, thereby meeting the USB FRS (Fast Role Swap) requirements.



 V_{IN} = 5 V, C_{OUT} = 10 $~\mu$ F, R_{OUT} = 8 $~\Omega$, V_{OUT} = 20 V initially and then disconnected

图 9-17. TPS259470x 5-V Source Path - USB Fast Role Swap Response

9.7 Parallel Operation

Applications which need higher steady current can use 2 TPS25947xx devices connected in parallel as shown in 9-18 below. In this configuration, the first device turns on initially to provide the inrush current limiting. The second device is held in an OFF state by driving its EN/UVLO pin low using the AUXOFF/PG signal of the first device. Once the inrush sequence is complete, the first device asserts its AUXOFF/PG pin high and turns on the second device. The second device asserts its AUXOFF/PG signal to indicate when it has turned on fully, thereby indicating to the system that the parallel combination is ready to deliver the full steady state current.

Once in steady state, both devices share current nearly equally. There could be a slight skew in the currents depending on the part-to-part variation in the R_{ON} as well as the PCB trace resistance mismatch.






图 9-18. Two Devices Connected in Parallel for Higher Steady State Current Capability

The waveforms below illustrate the behavior of the parallel configuration during start-up as well as during steady state.




图 9-19. Parallel Devices Sequencing During Start-Up




图 9-20. Parallel Devices Load Current During Steady State

9.8 Application Limitations

This section highlights some limitations in the application which were identified during bench evaluation of the existing PTPS259472L variant silicon on the evaluation module (EVM). A design fix will be included in the final release of the IC.

Note

This is not applicable to the other variants in the TPS25947xx family of devices.

Device behavior during output hard short-circuit

During a output hot-short event, the device will perform a fast-trip and protect the system and itself. After a fast-trip, the device is expected to attempt one retry in a current limited manner for fast recovery. However, if the current through the device exceeds 30 A before the fast-trip, the device may undergo a reset and will restart in a dVdt limited manner instead.

This is most likely to happen at higher supply voltages and very severe shorts where the current can build up very quickly to high levels before the device can respond.

This effect is more pronounced if the device is carrying no or very low load current (< ~1 A) before the short-circuit event.

System Impact:

For single channel eFuse use cases, there's little/no impact on the protection response and overall functionality. After restarting into short, the device will enter current limit followed by thermal shutdown eventually.

Workaround:

- 1. At lower supply voltages and/or in practical system conditions, multiple factors (the nature/location of the short, higher power path inductance, limited power supply capacity, higher output capacitor) could prevent the current through the power switch from building up to very high levels and prevent this scenario.
- 2. This effect is also less pronounced if there's a steady state load current of ~1 A or higher through the device at all times when it's enabled.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

10 Power Supply Recommendations

The TPS25947xx devices are designed for a supply voltage range of 2.7 V \leq V_{IN} \leq 23 V. An input ceramic bypass capacitor higher than 0.1 μ F is recommended if the input supply is located more than a few inches from the device. The power supply must be rated higher than the set current limit to avoid voltage droops during overcurrent and short-circuit conditions.

The lowest negative voltage the device can handle at the input is limited to -15 V or V_{OUT} -21 V, whichever is higher. Any low voltage signals (e.g. EN/UVLO, OVLO, PGTH) derived from the input supply must have a sufficiently large pull-up resistor to limit the current through those pins to $<10 \, \mu$ A during reverse polarity conditions. Please refer to *Absolute Maximum Ratings* table for more details.

10.1 Transient Protection

In the case of a short-circuit and overload current limit when the device interrupts current flow, the input inductance generates a positive voltage spike on the input, and the output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) is dependent on the value of inductance in series to the input or output of the device. Such transients can exceed the absolute maximum ratings of the device if steps are not taken to address the issue. Typical methods for addressing transients include:

- Minimize lead length and inductance into and out of the device.
- Use a large PCB GND plane.
- Connect a Schottky diode from the OUT pin ground to absorb negative spikes.
- Connect a low ESR capacitor larger than 1 μ F at the OUT pin very close to the device.
- Use a low-value ceramic capacitor C_{IN} = 1 μ F to absorb the energy and dampen the transients. The capacitor voltage rating should be atleast twice the input supply voltage to be able to withstand the positive voltage excursion during inductive ringing.

The approximate value of input capacitance can be estimated with 方程式 24:

$$V_{SPIKE(Absolute)} = V_{IN} + I_{LOAD} \times \sqrt{\frac{L_{IN}}{C_{IN}}}$$
(24)

where

- V_{IN} is the nominal supply voltage.
- I_{LOAD} is the load current.
- L_{IN} equals the effective inductance seen looking into the source.
- C_{IN} is the capacitance present at the input.
- Some applications may require the addition of a Transient Voltage Suppressor (TVS) to prevent transients from exceeding the absolute maximum ratings of the device. In some cases, even if the maximum amplitude of the transients is below the absolute maximum rating of the device, a TVS can help to absorb the excessive energy dump and prevent it from creating very fast transient voltages on the input supply pin of the IC, which can couple to the internal control circuits and cause unexpected behavior.

Note

If there's a likelihood of input reverse polarity in the system, it's recommended to use a bidirectional TVS, or a reverse blocking diode in series with the TVS.

• For applications such as USB-C ports where a powered cable can be plugged to the output of the device, there could be excess voltage stress from OUT to IN which exceeds the absolute maximum rating of the device. It's recommended to add a TVS diode from OUT to IN to clamp the voltage to a safe level.

The circuit implementation with optional protection components is shown in

☐ 10-1.

Copyright © 2021 Texas Instruments Incorporated






图 10-1. Circuit Implementation with Optional Protection Components

10.2 Output Short-Circuit Measurements

It is difficult to obtain repeatable and similar short-circuit testing results. The following contribute to variation in results:

- · Source bypassing
- · Input leads
- Circuit layout
- · Component selection
- · Output shorting method
- · Relative location of the short
- Instrumentation

The actual short exhibits a certain degree of randomness because it microscopically bounces and arcs. Ensure that configuration and methods are used to obtain realistic results. Do not expect to see waveforms exactly like those in this data sheet because every setup is different.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

11 Layout

11.1 Layout Guidelines

- For all applications, a ceramic decoupling capacitor of 0.1 μ F or greater is recommended between the IN terminal and GND terminal.
- The optimal placement of the decoupling capacitor is closest to the IN and GND terminals of the device. Care
 must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the
 GND terminal of the IC.
- High current-carrying power-path connections must be as short as possible and must be sized to carry at least twice the full-load current.
- The GND terminal must be tied to the PCB ground plane at the terminal of the IC with the shortest possible
 trace. The PCB ground must be a copper plane or island on the board. It's recommended to have a separate
 ground plane island for the eFuse. This plane doesn't carry any high currents and serves as a quiet ground
 reference for all the critical analog signals of the eFuse. The device ground plane should be connected to the
 system power ground plane using a star connection.
- The IN and OUT pins are used for heat dissipation. Connect to as much copper area on top and bottom PCB layers using as possible with thermal vias. The vias under the device also help to minimize the voltage gradient accross the IN and OUT pads and distribute current unformly through the device, which is essential to achieve the best on-resistance and current sense accuracy.
- Locate the following support components close to their connection pins:
 - R_{ILM}
 - C_{dVdT}
 - C_{ITIMER}
 - Resistors for the EN/UVLO, OVLO/OVCSEL and PGTH pins
- Connect the other end of the component to the GND pin of the device with shortest trace length. The trace
 routing for the R_{ILM}, C_{ITIMER} and C_{dVdt} components to the device must be as short as possible to reduce
 parasitic effects on the current limit, overcurrent blanking interval and soft start timing. It's recommended to
 keep parasitic capacitance on ILM pin below 50 pF to ensure stable operation. These traces must not have
 any coupling to switching signals on the board.
- Since the bias current on ILM pin directly controls the overcurrent protection behavior of the device, the PCB routing of this node must be kept away from any noisy (switching) signals.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the
 device they are intended to protect. These protection devices must be routed with short traces to reduce
 inductance. For example, a protection Schottky diode is recommended to address negative transients due to
 switching of inductive loads. It's also recommended to add a ceramic decoupling capacitor of 1 μ F or greater
 between OUT and GND. These components must be physically close to the OUT pins. Care must be taken to
 minimize the loop area formed by the Schottky diode/bypass-capacitor connection, the OUT pin and the GND
 terminal of the IC.

Copyright © 2021 Texas Instruments Incorporated



11.2 Layout Example




图 11-1. Layout Example - Single TPS259474x with PGTH Referred to OUT




图 11-2. Layout Example - 2 x TPS259470x in PowerMUX Configuration



12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- TPS25947EVM eFuse Evaluation Board
- TPS25947xx Design Calculator
- Application brief eFuses for USB Type-C protection
- Application brief eFuses in smart e-meters

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 20-Jun-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTPS259470LRPWR	ACTIVE	VQFN-HR	RPW	10	3000	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples
PTPS259472ARPWR	ACTIVE	VQFN-HR	RPW	10	3000	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples
PTPS259472LRPWR	ACTIVE	VQFN-HR	RPW	10	3000	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples
PTPS259474ARPWR	ACTIVE	VQFN-HR	RPW	10	3000	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples
PTPS259474LRPWR	ACTIVE	VQFN-HR	RPW	10	3000	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples
TPS259470ARPWR	ACTIVE	VQFN-HR	RPW	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2A9H	Samples
TPS259470LRPWR	ACTIVE	VQFN-HR	RPW	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2A8H	Samples
TPS259472ARPWR	ACTIVE	VQFN-HR	RPW	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2ABH	Samples
TPS259472LRPWR	ACTIVE	VQFN-HR	RPW	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2AAH	Samples
TPS259474ARPWR	ACTIVE	VQFN-HR	RPW	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2ADH	Samples
TPS259474LRPWR	ACTIVE	VQFN-HR	RPW	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2ACH	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



PACKAGE OPTION ADDENDUM

www.ti.com 20-Jun-2021

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Jun-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS259470ARPWR	VQFN- HR	RPW	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259470LRPWR	VQFN- HR	RPW	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259472ARPWR	VQFN- HR	RPW	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259472LRPWR	VQFN- HR	RPW	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259474ARPWR	VQFN- HR	RPW	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS259474LRPWR	VQFN- HR	RPW	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2


www.ti.com 20-Jun-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS259470ARPWR	VQFN-HR	RPW	10	3000	210.0	185.0	35.0
TPS259470LRPWR	VQFN-HR	RPW	10	3000	210.0	185.0	35.0
TPS259472ARPWR	VQFN-HR	RPW	10	3000	210.0	185.0	35.0
TPS259472LRPWR	VQFN-HR	RPW	10	3000	210.0	185.0	35.0
TPS259474ARPWR	VQFN-HR	RPW	10	3000	210.0	185.0	35.0
TPS259474LRPWR	VQFN-HR	RPW	10	3000	210.0	185.0	35.0

PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司