











TPA3144D2

ZHCSDW8C - APRIL 2015 - REVISED DECEMBER 2017

TPA3144D2 6W 无电感器立体声 **(BTL) D** 类音频放大器,具有超低 **EMI**和 **AGL**

1 特性

- 电源电压为 7V、THD+N 为 10%、负载为 4Ω 时的 功率为 2x6W/通道
- 电源电压为 9.5V、THD+N 为 10%、负载为 6Ω 时 的功率为 2x6W/通道
- 电源电压为 10V、THD+N 为 10%、负载为 8Ω 时 的功率为 2x6W/通道
- 高达 90% 的高效 D 类运行(负载为 8Ω), 无需 散热器
- 1W/4Ω/1kHz 时的 THD+N < 0.05%
- A 加权输出噪声 < 65μV
- 在宽电源电压范围内工作 SpeakerGuard™扬声器 保护电路的工作电压范围为 4.5V 至 14.4V
- 无电感运行
- 抗电磁干扰 (EMI) 性能增强,具备扩展频谱和 1SPW 运行能力
- SpeakerGuard™扬声器保护功能包括自动增益限制、可调节功率限制器和直流保护
- 可靠的引脚至引脚、引脚接地以及引脚至电源短路 保护和热保护
- 4 个可选的固定增益设置
- 单端或差分模拟输入
- 启动时无喀哒声和噼啪声

2 应用

- 电视
- 蓝牙 (BT) 扬声器
- 无线扬声器
- 迷你扬声器
- USB 扬声器
- 消费类音频设备

3 说明

TPA3144D2 是一款高效的 D 类音频功率放大器,适用于以高达 6W 的功率驱动阻抗为 6Ω 或 8Ω (每通道)的桥接式立体声扬声器。

具有扩频控制和 1SPW 调制方案的高级 EMI 抑制技术 在满足 EMC 要求的同时支持在输出中使用价格低廉的 铁氧体磁珠滤波器,从而降低系统成本。TPA3144D2 不仅针对短路和过载提供全面的保护,而且

SpeakerGuard™扬声器保护电路还包括一个可调节自动增益限制 (AGL)、一个可调节功率限制器和一个直流检测电路,用于保护连接的扬声器。 AGL 可在不发生信号削波的情况下调节最大输出电压,从而增强了扬声器保护效果,提升了音频质量。直流检测及引脚至引脚、引脚接地和引脚至电源短路保护电路可以防止扬声器在生产过程中发生输出直流和引脚短路。同时充分保护输出,防止 GND、PVCC、输出至输出短路。短路保护和热保护具有自动恢复功能。


TPA3144D2 可驱动阻抗低至 4Ω 的立体声扬声器。 TPA3144D2 的效率在负载为 8Ω 时高达 90%,无需外部散热器,而且 TPA3144D2 可在双层印刷电路板 (PCB) 上实现全功率输出。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)		
TPA3144D2	HTSSOP (28)	9.70mm x 4.40mm		

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

简化原理图



Page



_	\rightarrow
ш	
ш	N

1	特性		9.3 Feature Description	10
2	应用		9.4 Device Functional Modes	
3	· 说明	10	Application and Implementation	
3 4	修订历史记录		10.1 Application Information	
5	Device Comparison Table 3		10.2 Typical Applications	
6	Pin Configuration and Functions	11	Power Supply Recommendations	
7	Specifications		11.1 Power Supply Decoupling, C _S	28
′	7.1 Absolute Maximum Ratings	12	Layout	29
	7.2 ESD Ratings		12.1 Layout Guidelines	
	7.3 Recommended Operating Conditions		12.2 Layout Example	
	7.4 Thermal Information	13	器件和文档支持	31
	7.5 Electrical Characteristics		13.1 器件支持	
	7.6 Switching Characteristics		13.2 文档支持	31
	7.7 Typical Characteristics		13.3 社区资源	31
8	Parameter Measurement Information		13.4 商标	31
9	Detailed Description		13.5 静电放电警告	31
9	9.1 Overview		13.6 Glossary	31
	9.2 Functional Block Diagram	14	机械、封装和可订购信息	32
	9.2 Full-clional Block Diagram			

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision B (July 2015) to Revision C

Changes from Revision A (June 2013) to Revision B	i age
Changed Figure 5	
Changed Figure 6	8
Changed Figure 8	8
Changed Figure 14	9
Changed Figure 15	9
• Changed Figure 40	45


CI	Changes from Original (April 2015) to Revision A	Page
•	已更改 "宽电源电压范围"特性从"4.5V 至 13.2V"更改为"4.5V 至 14.4V"	
•	Changed Continuous output power TYP from 10 W to 6 W	7
•	Changed Continuous output power TYP from 10 W to 6 W	
•		
•	Changed Figure 3	
•	Changed Figure 13	
	Changed Figure 15	



5 Device Comparison Table

DEVICE NAME	DESCRIPTION
TPA3113D2	6-W Stereo Class-D Audio Power Amplifier with SpeakerGuard™
TPA3131D2	7W Filter-Free Class-D Stereo Amplifier In Space Saving QFN
TPA3130D2	15W Filter-Free Class D Stereo Amplifier with AM Avoidance
TPA3110D2	15W Filter-Free Class D Stereo Amplifier with SpeakerGuard™

6 Pin Configuration and Functions





Pin Functions

Р	'IN	(1)	
NAME	NUMBER	I/O/P ⁽¹⁾	DESCRIPTION
SD	1	I	Shutdown logic input for audio amp (LOW = outputs Hi-Z, HIGH = outputs enabled). TTL logic levels with compliance to AVCC.
FAULT	2	0	Open drain output used to display short circuit or dc detect fault status. Voltage compliant to AVCC. Short circuit faults can be set to auto-recovery by connecting FAULT pin to SD pin. Otherwise, both short circuit faults and dc detect faults must be reset by cycling PVCC.
LINP	3	I	Positive audio input for left channel. Biased at 3 V. Connect to GND for PBTL mode.
LINN	4	1	Negative audio input for left channel. Biased at 3 V. Connect to GND for PBTL mode.
LIMRATE	5	1	Decay speed for clip free power limiter. Connect a resistor divider from GVDD to GND to set decay speed. Connect directly to GND to disconnect limiter.
GAIN	6		4-state Amplifier gain select. Connect a resistor divider from GVDD to GND to set closed loop gain.
SSCTRL	7	1	Spread spectrum control. Connect a resistor divider from GVDD to GND to set mode. Connect to GND for disable spread spectrum.
LIMTHR ES	8	1	Voltage limit level for AGL and power limiter. Connect a resistor divider from GVDD to GND to set limit. Connect directly to GVDD to disconnect limiter
GVDD	9	0	High-side FET gate drive supply. Nominal voltage is 7 V. Also should be used as supply for LIMTHRES limit function
GND	10	Р	Analog signal ground.
RINN	11	1	Negative audio input for right channel. Biased at 3 V.
RINP	12	I	Positive audio input for right channel. Biased at 3 V.
1SPW	13	1	Modulation scheme select. Low: BD mode, high: 1SPW mode.
AVCC	14	Р	Analog supply
PVCC	15	Р	Power supply for right channel H-bridge. Right channel and left channel power supply inputs are connected internally.
PVCC	16	Р	Power supply for right channel H-bridge. Right channel and left channel power supply inputs are connected internally.
BSPR	17	1	Bootstrap I/O for right channel, positive high-side FET.
OUTPR	18	0	Class-D H-bridge positive output for right channel.
GND	19	Р	Power ground for the H-bridges.
OUTNR	20	0	Class-D H-bridge negative output for right channel.
BSNR	21	1	Bootstrap I/O for right channel, negative high-side FET.
BSNL	22	1	Bootstrap I/O for left channel, negative high-side FET.
OUTNL	23	0	Class-D H-bridge negative output for left channel.
GND	24	Р	Power ground for the H-bridges.
OUTPL	25	0	Class-D H-bridge positive output for left channel.
BSPL	26	I	Bootstrap I/O for left channel, positive high-side FET.
PVCC	27	Р	Power supply for left channel H-bridge. Right channel and left channel power supply inputs are connected internally.
PVCC	28	Р	Power supply for left channel H-bridge. Right channel and left channel power supply inputs are connected internally.
Thermal Pa	ad	Р	Connect to GND for best thermal and electrical performance

⁽¹⁾ I = Input, O = Output, P = Power



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
	AVCC to GND, PVCC to GND	-0.3	20	V	
Supply voltage	GVDD to GND			V	
oput current Oltage	GND to GND	-0.3	0.3	V	
Input current	To any pin except supply pins		10	mA	
Valta e a	SD, FAULT, 1SPW to GND ⁽²⁾	-0.3	AVCC + 0.3	V	
put current Ditage Ditage Ditage Inimum load resistance, R _L Dontinuous total power dissipation Derating free-air temperature range, T _A Emperature range	SD, FAULT, 1SPW to GND		10	V/ms	
Voltage	GAIN, LIMRATE, LIMTHRES, SSCTRL (3)	-0.3	GVDD + 0.3	V	
voltage	GAIN, LIMITATE, LIMITARES, SSCIRL		100	V/ms	
Voltage	RINN, RINP, LINN, LINP	-0.3	6.3	V	
	BTL, PVCC > 12 V	4.8			
Minimum land registers D	BTL, PVCC ≤ 12 V	3.2			
Minimum load resistance, R _L	PBTL, PVCC > 12 V	2.5		Ω	
	PBTL, PVCC ≤ 12 V	1.8			
Continuous total power dissipation		See the	Thermal Informa	tion Table	
Operating free-air temperature range	, T _A ⁽⁴⁾	-40	85	°C	
Temperature range		-65	150	°C	
Storage temperature range, T _{stg}		-65	150	°C	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The voltage slew rate of these pins must be restricted to no more than 10 V/ms. For higher slew rates, use a 100 kΩ resister in series with the pins.
- (3) The voltage slew rate of these pins must be restricted to no more than 100 V/ms. For higher slew rates, use a 100 kΩ resister in series with the pins.
- (4) The TPA3144D2 incorporates an exposed thermal pad on the underside of the chip. This acts as a heatsink, and it must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in the device going into thermal protection shutdown. See TI Technical Briefs SLMA002 for more information about using the TSSOP thermal pad.

7.2 ESD Ratings

			VALUE	UNIT
\/	Clastrostatia diasharas	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	
V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V_{CC}	Supply voltage	PVCC, AVCC	4.5	14.4	V
V_{IH}	High-level input voltage	SD, 1SPW	2	AVCC	V
V_{IL}	Low-level input voltage	SD, 1SPW		0.8	V
V _{OL}	Low-level output voltage	FAULT, R _{PULL-UP} =100 k, PVCC=14.4 V		0.8	V
I_{IH}	High-level input current	\overline{SD} , 1SPW, $V_I = 2 \text{ V}$, AVCC = 12 V		50	μA
I _{IL}	Low-level input current	SD , 1SPW, V _I = 0.8 V, AVCC = 12 V		5	μΑ
T_A	Operating free-air temperature (1)		-40	85	°C
T_{J}	Operating junction temperature ⁽¹⁾		-40	150	°C

⁽¹⁾ The TPA3144D2 incorporates an exposed thermal pad on the underside of the chip. This acts as a heatsink, and it must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in the device going into thermal protection shutdown. See TI Technical Briefs SLMA002 for more information about using the TSSOP thermal pad.

7.4 Thermal Information

		TPA3144D2		
	THERMAL METRIC ⁽¹⁾		UNIT	
		28 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.5	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	19.4	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	16.6	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.6	°C/W	
ΨЈВ	Junction-to-board characterization parameter	16.4	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.8	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
DC CHA	RACTERISTICS, T _A = 25°C, AV _{CC} = PV _{CC} = 12 V, R _I	ti.com. (un	ess oth	erwise	noted)		
Vos	Class-D output offset voltage (measured differentially)	V _I = 0 V, Gain = 36 dB	V _I = 0 V, Gain = 36 dB		1.5	15	mV
I _{CC}	Quiescent supply current	SD = 2 V, no load, 10 μ	F + 680 nF Output Filter		35	40	mA
I _{CC(SD)}	Quiescent supply current in shutdown mode	SD = 0.8 V, no load			40	60	μΑ
		$I_{O} = 500 \text{ mA}, T_{J} = 25^{\circ}\text{C}$	High Side		240		
r _{DS(on)}	Drain-source on-state resistance	Excluding Metal and Bond Wire Resistance	Low side		240		mΩ
	Gain	GAIN = 0 V (GND) GAIN = 2.3 V (1/3-GVDD)		19	20	21	dB
G				25	26	27	
G		GAIN = 4.6 V (2/3·GVDD)		31	32	33	
		GAIN = 6.9 V (GVDD)		35	36	37	
t _{on}	Turn-on time	SD = 2 V			14		ms
t _{OFF}	Turn-off time	<u>SD</u> = 0.8 V			2.5		μs
GVDD	Gate drive supply	I _{GVDD} = 2 mA		6.4	6.9	7.4	V
t _{DCDET}	DC detect time	V _{RINN} = 3.1 V and V _{RINN} = 2.9 V, or V _{RINN} = 2.9 V and V _{RINN} = 3.1 V			950		ms



Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN TYP	MAX	UNIT	
AC CHA	RACTERISTICS, T _A = 25°C, AV _{CC} = PV _{CC} = 12 V, R _L	ti.com. (unless othe	erwise no	oted)	
PSRR	Power supply ripple rejection	200-mV _{PP} ripple at 1 kHz, Gain = 20 dB, Inputs ac-coupled to GND	-65		dB
Po	Continuous output power	THD+N = 10%, f = 1 kHz	6		W
Po	Continuous output power	THD+N = 10%, f = 1 kHz, PV_{CC} = 13 V, R_L = 8 Ω	6		W
Po	Continuous output power, PBTL (mono)	THD+N = 10%, f = 1 kHz, PV_{CC} = 13 V, R_L = 4 Ω	12		W
Io	Maximum output current	$f = 1 \text{ kHz}, R_L=3 \Omega$	3.1		Α
THD+N	Total harmonic distortion + noise	f = 1 kHz, P _O = 5 W (half-power)	0.06%		
V _n	Output integrated noise	20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB, Spread Spectrum off	65 -80		μV dBV
	Crosstalk	V _O = 1 Vrms, Gain = 20 dB, f = 1 kHz	-75		dB
SNR	Signal-to-noise ratio	Maximum output at THD+N < 1%, f = 1 kHz, Gain = 20 dB, A-weighted, Spread Spectrum off	102		dB
OTE	Thermal trip point		150		°C
	Thermal hysteresis		15		°C
TFB	Thermal foldback trip point		125		°C

7.6 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

	3				
	PARAMETER	MIN	NOM	MAX	UNIT
fosc	Oscillator frequency	250	310	350	kHz
fosc ss	Oscillator frequency, Spread Spectrum ON	255	315	355	kHz



7.7 Typical Characteristics


All Measurements taken at 20dB closed loop gain, 1-kHz audio, $T_A = 25^{\circ}$ C unless otherwise noted. Measurements were made with AES17 filter using the TPA3144D2 EVM, which is available at ti.com.





Typical Characteristics (continued)


All Measurements taken at 20dB closed loop gain, 1-kHz audio, $T_A = 25$ °C unless otherwise noted. Measurements were made with AES17 filter using the TPA3144D2 EVM, which is available at ti.com.





Typical Characteristics (continued)

All Measurements taken at 20dB closed loop gain, 1-kHz audio, $T_A = 25^{\circ}$ C unless otherwise noted. Measurements were made with AES17 filter using the TPA3144D2 EVM, which is available at ti.com.



8 Parameter Measurement Information

All parameters are measured according to the conditions described in the *Specifications* and *Typical Characteristics*.

Most audio analyzers will not give correct readings of Class-D amplifiers' performance due to their sensitivity to out of band noise present at the amplifier output. An AES-17 pre analyzer filter is recommended to use for Class-D amplifier measurements. In absence of such filter, a 30-kHz low-pass filter (10 Ω + 47 nF) can be used to reduce the out of band noise remaining on the amplifier outputs.



9 Detailed Description

9.1 Overview

To facilitate system design, the TPA3144D2 needs only a single power supply between 4.5 V and 14.4 V for operation. An internal voltage regulator provides suitable voltage levels for the gate driver, digital, and low-voltage analog circuitry. Additionally, all circuitry requiring a floating voltage supply, as in the high-side gate drive, is accommodated by built-in bootstrap circuitry with integrated boot strap diodes requiring only an external capacitor for each half-bridge.

The audio signal path, including the gate drive and output stage, is designed as identical, independent full-bridges. All decoupling capacitors should be placed as close to their associated pins as possible. In general, the physical loop with the power supply pins, decoupling capacitors and GND return path to the device pins must be kept as short as possible and with as little area as possible to minimize induction (see reference board documentation for additional information).


For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BSXX) to the power-stage output pin (OUTXX). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD) and the bootstrap pins. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range of 310 kHz, use ceramic capacitors with at least 220-nF capacitance, size 0603 or 0805, for the bootstrap supply. These capacitors ensure sufficient energy storage, even during clipped low frequency audio signals, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of its ON cycle.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. For optimal electrical performance, EMI compliance, and system reliability, each PVCC pin should be decoupled with ceramic capacitors that are placed as close as possible to each supply pin. It is recommended to follow the PCB layout of the TPA3144D2 reference design. For additional information on recommended power supply and required components, see the application diagrams in this data sheet.

The PVCC power supply should have low output impedance and low noise. The power-supply ramp and \overline{SD} release sequence is not <u>criti</u>cal for device reliability as facilitated by the internal power-on-reset circuit, but it is recommended to release \overline{SD} after the power supply is settled for minimum turn on audible artifacts.



9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Gain Setting via GAIN Pin

The gain of the TPA3144D2 is set by a voltage applied to the GAIN pin, which is set by a resistor voltage divider with GVDD as supply voltage. The resistance of the voltage divider should be a minimum of 100 k Ω in order not to overload the GVDD regulator of TPA3144D2.



Feature Description (continued)




Figure 16. GAIN Pin Voltage Programming by GVDD Resistor Divider

The gains listed in Table 1 are realized by changing the taps on the input resistors and feedback resistors inside the amplifier. This causes the input impedance (Z_i) to be dependent on the gain setting. The actual gain settings are controlled by ratios of resistors, so the gain variation from part-to-part is small. However, the input impedance from part-to-part at the same gain may shift by $\pm 20\%$ due to shifts in the actual resistance of the input resistors. The selected input gain is latched at device start up and cannot be changed when \overline{SD} is high.

For design purposes, the input network (discussed in the next section) should be designed assuming an input impedance of 7.2 k Ω , which is the absolute minimum input impedance of the TPA3144D2. At the lower gain settings, the input impedance could increase as high as 72 k Ω .

CAIN DIN VOLTAGE	AMPLIFIER GAIN (dB)	INPUT IMPEDANCE (kΩ)
GAIN PIN VOLTAGE	TYP	TYP
0 V (GND)	20	60
2.3 V (1/3-GVDD)	26	30
4.6 V (2/3-GVDD)	32	15
6.9 V (GVDD)	36	9

Table 1. Gain Setting

9.3.2 SD Operation

The TPA3144D2 employs a shutdown mode of operation designed to reduce supply current (I_{CC}) to the absolute minimum level during periods of nonuse for power conservation. The \overline{SD} input pin should be held high (see specification table for trip point) during normal operation when the amplifier is in use. Pulling \overline{SD} low causes the outputs to mute and the amplifier to enter a low-current state. Never leave \overline{SD} unconnected, because amplifier operation would be unpredictable.

For the best power-off pop performance, place the amplifier in the shutdown mode prior to removing the power supply voltage.

9.3.3 Gain Limit Control, LIMTHRES and LIMRATE

The TPA3144D2 has built-in gain limiters with two operation modes for load and system protection: Voltage limiting and temperature limiting. The voltage limiting mode controls the TPA3144D2 voltage gain to limit the output signal without signal clipping, and the temperature control mode limits the device power dissipation to keep the die temperature within recommended operating conditions. Both voltage limiter and thermal limiter attack and release speeds (time per 0.5dB gain step) are controlled by the LIMRATE pin:



	Table 2	. Speaker	Guard AGL	Settings
--	---------	-----------	------------------	----------

LIMRATE VOLTAGE	MODE	AGL ATTACK TIME	TFB ATTACK TIME	AGL/TFB RELEASE TIME
GVDD	FAST	40 µs	200 ms	400 ms
2/3-GVDD	MEDIUM	80 µs	400 ms	800 ms
1/3-GVDD	SLOW	160 µs	800 ms	1600 ms
GND	PLIMIT	DISABLED	DISABLED	DISABLED

LIMRATE accepts a 4-level input signal to setup operation. When LIMRATE is connected to GND, the voltage limiter function is changed to a hard clip action to control the maximum output voltage.

9.3.4 SPEAKERGUARD Automatic Gain Limit, AGL

The TPA3144D2 has a built-in SpeakerGuard AGL to limit excessive output voltage to a non clipping output signal. When an excessive level input signal is sent to TPA3144D2, the SpeakerGuard AGL will automatically reduce the amplifier gain to maintain maximum unclipped output signal to preserve high audio quality and to protect the attached speaker from excessive power. The AGL works with a fast attack speed and a slower release speed to achieve maximum protection and a minimum number of audible artifacts.




Figure 17. AGL Attack and Release Thresholds

When the input level multiplied by the TPA3144D2 closed loop gain exceeds the limiter threshold set by the LIMTHRES pin voltage, the TPA3144D2 closed loop gain is reduced by a single or by multiple 0.5-dB steps until the output signal voltage gets below the level set by the LIMTHRES pin voltage, or if a –12.0-dB gain reduction limit is reached. When the output voltage gets below the release threshold, the TPA3144D2 closed loop gain is increased by a single or by multiple 0.5-dB steps until the release threshold is reached, or the closed loop gain is at its nominal closed loop gain level. The AGL gain adjustment is applied with a ramp speed selectable by the LIMRATE pin setting.






Figure 18. AGL Attack and Release Slopes

9.3.5 Thermal Foldback, TFB

The TPA3144D2 Thermal Foldback, TFB, is designed to protect the TPA3144D2 from excessive die temperature in case the device is operated beyond the recommended temperature or power limit, or with a weaker thermal system than recommended. The TFB works by reducing the on die power dissipation by reducing the TPA3144D2 closed loop gain in steps of 0.5 dB if the temperature trig point is exceeded. Once the die temperature drops below the TFB trig point, the TPA3144D2 closed loop gain is increased by a single or by multiple 0.5-dB steps until either the TFB trig point is reached, the closed loop gain attains the nominal closed loop gain level, or a maximum of 12-dB attenuation is reached, in which case the closed loop gain will be decreased again. The TFB gain adjustment is applied with a ramp speed selectable by the LIMRATE pin setting as shown in Table 2.

9.3.6 PLIMIT

The PLIMIT operation will, if selected, limit the output voltage level to a voltage level below the supply rail. In this case the amplifier operates as if it was powered by a lower supply voltage, and thereby limiting the output power by voltage clipping. PLIMIT threshold is set by the LIMTHRES pin voltage.




Figure 19. PLIMIT Circuit Operation



9.3.7 LIMTHRES

The AGL and PLIMIT voltage threshold is set by the applied LIMTHRES voltage. The LIMTHRES voltage is set by a voltage divider from GVDD to GND. The limiting is done by limiting the amplifier output voltage to a fixed maximum value. This limit can be thought of as a "virtual" voltage rail, which is lower than the PVCC supply. This virtual rail is 4 times the voltage at the LIMTHRES pin. This output voltage can be used to calculate the maximum output voltage (unclipped using AGL and clipped using PLIMIT) and power for a given LIMTHRES voltage and speaker impedance.

$$P_{OUT} = \frac{\left(\left(\frac{R_L}{R_L + 2 \cdot R_S}\right) \cdot V_P\right)^2}{2 \cdot R_L}, \quad for unclipped \ power \tag{1}$$

Where:

 R_S is the total series resistance including $R_{DS(on)}$, and any resistance in the output filter.

R_I is the load resistance.

 V_{P} is the peak amplitude of the output possible within the supply rail.

 $V_P = 4 \times LIMTHRES$ voltage if $V_P < P_{VCC}$

P_{OUT} = Maximum unclipped output power. 10%THD using PLIMIT: 1.25 x PMAX (unclipped)

Increasing the LIMTHRES voltage from a given value increases the maximum output voltage swing until it equals PVCC. Adjusting LIMTHRES to a higher value will disable both the AGL and PLIMIT function and will offer highest available output power, however it is always advised to use the LIMTHRES function if PVCC is higher than the nominal value to prevent shutdown due to over current protection or to reduce frequency of thermal foldback events. To disable the AGL or PLIMIT function, the LIMTHRES pin is simply connected to GVDD.






Figure 20. LIMHTRES Pin Voltage Programming by GVDD Resistor Divider



Table 3. LIMTHRES Typical Operation

TEST CONDITIONS ()	LIMTHRES VOLTAGE (V)	R to GND	R to GVDD	OUTPUT POWER (W), UNCLIPPED, AGL	OUTPUT POWER (W), 10% THD, PLIMIT
$PVCC = 12 \text{ V},$ $R_L = 4 \Omega$	1.6	22 kΩ	68 kΩ	4.75	6
PVCC = 12 V, $R_L = 6 \Omega$	1.9	33 kΩ	82 kΩ	4.75	6
PVCC = 12 V, $R_L = 8 \Omega$	2.2	39 kΩ	82 kΩ	4.75	6





9.3.8 Spread Spectrum and De-Phase Control

The TPA3144D2 has built-in spread spectrum control of the oscillator frequency and de-phase of the PWM outputs to improve EMI performance. Two spread spectrum schemes can be selected, and for operation without spread spectrum, de-phase can be turned off.

De-phase inverts the phase of the output PWM such that the idle output PWM waveforms of the two audio channels are inverted. De-phase does not affect the audio signal, or its polarity.

Spread spectrum mode and de-phase is selected by the applied SSCTRL voltage.

Table 4. Gain Setting

SSCTRL PIN VOLTAGE	SPREAD SPECTRUM MODULATION	DE-PHASE
0 V (GND)	OFF	OFF
2.3 V (1/3-GVDD)	OFF	ON
4.6 V (2/3-GVDD)	SS1 MODULATION	ON
6.9 V (GVDD)	SS2 MODULATION	ON

9.3.9 GVDD Supply

The GVDD Supply is used to power the gates of the output full bridge transistors. It can also be used to supply the voltage divider circuits for LIMRATE, LIMTHRES, GAIN, and SSCTRL programming voltages.. Add a 1-μF capacitor to ground at this pin.

9.3.10 DC Detect

The TPA3144D2 has circuitry which will protect the speakers from DC current which might occur due to defective capacitors on the input or shorts on the printed circuit board at the inputs. A DC detect fault will be reported on the FAULT pin as a low state. The DC Detect fault will also cause the amplifier to shutdown by changing the state of the outputs to Hi-Z. To clear the DC Detect it is necessary to cycle the PVCC supply. Cycling SD will NOT clear a DC detect fault.



A DC Detect Fault is issued when the output differential duty-cycle of either channel exceeds 14% (for example, +57%, -43%) for more than 950 msec at the same polarity. This feature protects the speaker from large DC currents or AC currents less than 2 Hz. To avoid nuisance faults due to the DC detect circuit, hold the SD pin low at power-up until the signals at the inputs are stable. Also, take care to match the impedance seen at the positive and negative inputs to avoid nuisance DC detect faults.

The minimum differential input voltages required to trigger the DC detect are show in Table 5. The inputs must remain at or above the voltage listed in the table for more than 950 msec to trigger the DC detect.

 AV(dB)
 Vin (mV, differential)
 Vout (V, differential)

 20
 260
 2.6

 26
 130
 2.6

 32
 65
 2.6

 36
 40
 2.6

Table 5. DC Detect Threshold, PVCC=12V

9.3.11 PBTL Select

The TPA3144D2 offers the feature of parallel BTL operation with two outputs of each channel connected directly. If the LINP and LINN input pins (pin 3 and 4) are tied low, the positive and negative outputs of each channel (left and right) are synchronized and in phase. To operate in this PBTL (mono) mode, tie LINP and LINN inputs low to GND and apply the input signal to the RINP and RINN inputs and place the speaker between the LEFT and RIGHT outputs with OUTPL connected to OUTNL and OUTPR connected to OUTNR to parallel the output half bridges for highest power efficiency. For an example of the PBTL connection, see the schematic in the *Typical Applications* section.

9.3.12 Short-Circuit Protection and Automatic Recovery Feature

The TPA3144D2 has protection from overcurrent conditions caused by a short circuit on the output stage. The short circuit protection fault is reported on the FAULT pin as a low state. The amplifier outputs are switched to a Hi-Z state when the short circuit protection latch is engaged. The latch can be cleared by cycling the SD pin through the low state.

If automatic recovery from the short circuit protection latch is desired, connect the FAULT pin directly to the SD pin. This allows the FAULT pin function to automatically drive the SD pin low which clears the short-circuit protection latch.

9.3.13 Thermal Protection

Thermal protection on the TPA3144D2 prevents damage to the device when the internal die temperature exceeds 150°C. There is a ±15°C tolerance on this trip point from device to device. Once the die temperature exceeds the thermal trip point, the device enters into the shutdown state and the outputs are disabled. This is a latched fault.

Thermal protection faults are reported on the FAULT pin.

If automatic recovery from the thermal protection latch is desired, connect the FAULT pin directly to the SD pin. This allows the FAULT pin function to automatically drive the SD pin low which clears the thermal protection latch.




9.4 Device Functional Modes

The TPA3144D2 has the option of running in either BD modulation or 1SPW modulation; this is set by the 1SPW pin.

1SPW = GND: BD-modulation

This is a modulation scheme that allows operation without the classic LC reconstruction filter when the amp is driving an inductive load with short speaker wires. Each output is switching from 0 volts to the supply voltage. The OUTPx and OUTNx are in phase with each other with no input so that there is little or no current in the speaker. The duty cycle of OUTPx is greater than 50% and OUTNx is less than 50% for positive output voltages. The duty cycle of OUTPx is less than 50% and OUTNx is greater than 50% for negative output voltages. The voltage across the load sits at 0V throughout most of the switching period, reducing the switching current, which reduces any I²R losses in the load.



Copyright © 2015–2017, Texas Instruments Incorporated



Device Functional Modes (continued)

1SPW = HIGH: 1SPW-modulation

The 1SPW mode alters the normal modulation scheme in order to achieve higher efficiency with a slight penalty in THD degradation and more attention required in the output filter selection. In 1SPW mode the outputs operate at ~15% modulation during idle conditions. When an audio signal is applied one output will decrease and one will increase. The decreasing output signal will quickly rail to GND at which point all the audio modulation takes place through the rising output. The result is that only one output is switching during a majority of the audio cycle. Efficiency is improved in this mode due to the reduction of switching losses. The THD penalty in 1SPW mode is minimized by the high performance feedback loop. The resulting audio signal at each half output has a discontinuity each time the output rails to GND. This can cause ringing in the audio reconstruction filter unless care is taken in the selection of the filter components and type of filter used.




Figure 24. 1SPW Mode Modulation



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPA3144D2 is designed for use in inductor free applications with limited distance wire length) between amplifier and speakers like in TV sets, sound docks and Bluetooth speakers. The TPA3144D2 can either be configured in stereo or mono mode, depending on output power conditions. Depending on output power requirements and necessity for (speaker) load protection, the built in AGL or PLIMIT circuit can be used to control system power, see functional description of these features.

10.2 Typical Applications





Figure 25. Stereo Class-D Amplifier with BTL Output and Single-Ended Inputs with Spread Spectrum Modulation





(1) $100-k\Omega$ resistor is needed if the PVCC slew rate is more than 10 V/ms.

Figure 26. Stereo Class-D Amplifier with PBTL Output and Single-Ended Input with Spread Spectrum Modulation

10.2.1 Design Requirements

10.2.1.1 PCB Material Recommendation

FR-4 Glass Epoxy material with 1 oz. (35 μ m) is recommended for use with the TPA3144D2. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin (due to lower PCB trace inductance). It is recommended to use several GND underneath the device thermal pad for thermal coupling to a bottom side copper GND plane for best thermal performance.

10.2.1.2 PVCC Capacitor Recommendation

The large capacitors used in conjunction with each full-bridge, are referred to as the PVCC Capacitors. These capacitors should be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well designed system power supply, $100~\mu F$, 16~V will support most applications with 12-V power supply. 25-V capacitor rating is recommended for power supply voltage higher than 12-V. For The PVCC capacitors should be low ESR type because they are used in a circuit associated with high-speed switching.

10.2.1.3 Decoupling Capacitor Recommendations

In order to design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good quality decoupling capacitors should be used. In practice, X7R should be used in this application.

The voltage of the decoupling capacitors should be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the ceramic capacitors that are placed on the power supply to each full-bridge. They must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 16 V is required for use with a 12-V power supply.



10.2.2 Detailed Design Procedure

A rising-edge transition on \overline{SD} input allows the device to start switching. It is recommended to ramp the PVCC voltage to its desired value before releasing \overline{SD} for minimum audible artefacts.

The device is non-inverting the audio signal from input to output.

The GVDD pin is not recommended to be used as a voltage source for external circuitry.

10.2.2.1 Ferrite Bead Filter Considerations

Using the Advanced Emissions Suppression Technology in the TPA3144D2 amplifier it is possible to design a high efficiency Class-D audio amplifier while minimizing interference to surrounding circuits. It is also possible to accomplish this with only a low-cost ferrite bead filter. In this case it is necessary to carefully select the ferrite bead used in the filter.

One important aspect of the ferrite bead selection is the type of material used in the ferrite bead. Not all ferrite material is alike, so it is important to select a material that is effective in the 10 to 100 MHz range which is key to the operation of the Class-D amplifier. Many of the specifications regulating consumer electronics have emissions limits as low as 30 MHz. It is important to use the ferrite bead filter to block radiation in the 30 MHz and above range from appearing on the speaker wires and the power supply lines which are good antennas for these signals. The impedance of the ferrite bead can be used along with a small capacitor with a value in the range of 1000 pF to reduce the frequency spectrum of the signal to an acceptable level. For best performance, the resonant frequency of the ferrite bead/ capacitor filter should be less than 10 MHz.

Also, it is important that the ferrite bead is large enough to maintain its impedance at the peak currents expected for the amplifier. Some ferrite bead manufacturers specify the bead impedance at a variety of current levels. In this case it is possible to make sure the ferrite bead maintains an adequate amount of impedance at the peak current the amplifier will see. If these specifications are not available, it is also possible to estimate the bead's current handling capability by measuring the resonant frequency of the filter output at low power and at maximum power. A change of resonant frequency of less than fifty percent under this condition is desirable. Examples of ferrite beads which have been tested and work well with the TPA3144D2 include NFZ2MSM series from Murata.

A high quality ceramic capacitor is also needed for the ferrite bead filter. A low ESR capacitor with good temperature and voltage characteristics will work best.

Additional EMC improvements may be obtained by adding snubber networks from each of the class D outputs to ground. Suggested values for a simple RC series snubber network would be 10 Ω in series with a 330-pF capacitor although design of the snubber network is specific to every application and must be designed taking into account the parasitic reactance of the printed circuit board as well as the audio amp. Take care to evaluate the stress on the component in the snubber network especially if the amp is running at high PVCC. Also, make sure the layout of the snubber network is tight and returns directly to the GND or the thermal pad beneath the chip.

10.2.2.2 Efficiency: LC Filter Required with the Traditional Class-D Modulation Scheme

The main reason that the traditional class-D amplifier needs an output filter is that the switching waveform results in maximum current flow. This causes more loss in the load, which causes lower efficiency. The ripple current is large for the traditional modulation scheme, because the ripple current is proportional to voltage multiplied by the time at that voltage. The differential voltage swing is $2 \times V_{CC}$, and the time at each voltage is half the period for the traditional modulation scheme. An ideal LC filter is needed to store the ripple current from each half cycle for the next half cycle, while any resistance causes power dissipation. The speaker is both resistive and reactive, whereas an LC filter is almost purely reactive.

The TPA3144D2 modulation scheme has little loss in the load without a filter because the pulses are short and the change in voltage is V_{CC} instead of 2 × V_{CC} . As the output power increases, the pulses widen, making the ripple current larger. Ripple current could be filtered with an LC filter for increased efficiency, but for most applications the filter is not needed.

An LC filter with a cutoff frequency less than the class-D switching frequency allows the switching current to flow through the filter instead of the load. The filter has less resistance but higher impedance at the switching frequency than the speaker, which results in less power dissipation, therefore increasing efficiency.



10.2.2.3 When to Use an Output Filter for EMI Suppression

The TPA3144D2 has been tested with a simple ferrite bead filter for a variety of applications including long speaker wires up to 100 cm and high power. The TPA3144D2 EVM passes FCC Class B specifications under these conditions using twisted speaker wires. The size and type of ferrite bead can be selected to meet application requirements. Also, the filter capacitor can be increased if necessary with some impact on efficiency.

There may be a few circuit instances where it is necessary to add a complete LC reconstruction filter. These circumstances might occur if there are nearby circuits which are sensitive to noise. In these cases a classic second order Butterworth filter similar to those shown in the figures below can be used.

Some systems have little power supply decoupling from the AC line but are also subject to line conducted interference (LCI) regulations. These include systems powered by "wall warts" and "power bricks." In these cases, it LC reconstruction filters can be the lowest cost means to pass LCI tests. Common mode chokes using low frequency ferrite material can also be effective at preventing line conducted interference.




Figure 27. Typical LC Output Filter, Cutoff Frequency of 27 kHz, Speaker Impedance = 8 Ω




Figure 28. Typical LC Output Filter, Cutoff Frequency of 27 kHz, Speaker Impedance = 6Ω





Figure 29. Typical Ferrite Chip Bead Filter (Chip Bead Example:)

10.2.2.4 Input Resistance

Changing the gain setting can vary the input resistance of the amplifier from its smallest value, 9 k Ω ±20%, to the largest value, 60 k Ω ±20%. As a result, if a single capacitor is used in the input high-pass filter, the -3 dB or cutoff frequency may change when changing gain steps.





The -3-dB frequency can be calculated using Equation 2. Use the Z_i values given in Table 1.

$$f = \frac{1}{2\pi Z_i C_i} \tag{2}$$

10.2.2.5 Input Capacitor, Ci

In the typical application, an input capacitor (C_i) is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case, C_i and the input impedance of the amplifier (Z_i) form a high-pass filter with the corner frequency determined in Equation 3.

$$f_c = \frac{1}{2\pi Z_i C_i}$$

$$f_c$$
(3)

The value of C_i is important, as it directly affects the bass (low-frequency) performance of the circuit. Consider the example where Z_i is 60 k Ω and the specification calls for a flat bass response down to 20 Hz. Equation 3 is reconfigured as Equation 4.

$$C_{i} = \frac{1}{2\pi Z_{i} f_{c}} \tag{4}$$

In this example, C_i is 0.13 μF ; so, one would likely choose a value of 0.15 μF as this value is commonly used. If the gain is known and is constant, use Z_i from Table 1 to calculate C_i . A further consideration for this capacitor is the leakage path from the input source through the input network (C_i) and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the dc level there is held at 3 V, which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application. Additionally, lead-free solder can create dc offset voltages and it is important to ensure that boards are cleaned properly.

10.2.2.6 BSN and BSP Capacitors

The full H-bridge output stages use only NMOS transistors. Therefore, they require bootstrap capacitors for the high side of each output to turn on correctly. A 0.22- μF ceramic capacitor, rated for at least 25 V, must be connected from each output to its corresponding bootstrap input. Specifically, one 0.22- μF capacitor must be connected from OUTPx to BSPx, and one 0.22- μF capacitor must be connected from OUTNx to BSNx. (See the application circuit diagram in Figure 25.)

The bootstrap capacitors connected between the BSxx pins and corresponding output function as a floating power supply for the high-side N-channel power MOSFET gate drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on.



10.2.2.7 Differential Inputs

The differential input stage of the amplifier cancels any noise that appears on both input lines of the channel. To use the TPA3144D2 with a differential source, connect the positive lead of the audio source to the INP input and the negative lead from the audio source to the INN input. To use the TPA3144D2 with a single-ended source, ac ground the INP or INN input through a capacitor equal in value to the input capacitor on INN or INP and apply the audio source to either input. In a single-ended input application, the unused input should be ac grounded at the audio source instead of at the device input for best noise performance. For good transient performance, the impedance seen at each of the two differential inputs should be the same.

The impedance seen at the inputs should be limited to an RC time constant of 1 ms or less if possible. This is to allow the input dc blocking capacitors to become completely charged during the 14 ms power-up time. If the input capacitors are not allowed to completely charge, there will be some additional sensitivity to component matching which can result in pop if the input components are not well matched.

10.2.2.8 Using Low-ESR Capacitors


Low-ESR capacitors are recommended throughout this application section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.



10.2.3 Application Performance Curves


10.2.3.1 EN55013 Radiated Emissions Results

TPA3144D2 EVM, PVCC = 12 V, 8-Ω load, up to 1 meter speaker cable, Spread Spectrum enabled, Po = 1.25 W



CISPR Class B 3m 30-1000MHz Scan#7- TPA3144D2 EVM with 8R Load, Different ferrite choke, Murata 601FB+1nF, 1-meter cable, Battery supply, SS-TRI, BD, 1.25W, Spkr Wire Config2

Figure 30. Radiated Emission - Horizontal



CISPR Class B 3m 30-1000MHz Scan#7- TPA3144D2 EVM with 8R Load, Different ferrite choke, Murata 601FB+1nF, 1-meter cable, Battery supply, SS-TRI, BD, 1.25W, Spkr Wire Config2

Figure 31. Radiated Emission - Vertical

Table 6. Radiated Emission - Horizontal


FREQUENCY MHz	LIMIT dBµV/m	PEAKS dBµV/m	Q-PEAK dBµV/m	MARGIN dB	TURN TABLE DEGREES	TOWER cm
166.246	40.457	21.781	21.975	-18.482	44.9	100
237.372	47.457	29.330	29.186	-18.271	326.9	100

Table 7. Radiated Emission - Vertical

FREQUENCY MHz	LIMIT dBµV/m	PEAKS dBµV/m	Q-PEAK dBµV/m	MARGIN dB	TURN TABLE DEGREES	TOWER cm
56.841	40.457	26.213	27.058	-13.399	54	100
241.9	47.457	19.429	20.430	-27.027	-0.1	100


10.2.3.2 EN55022 Conducted Emissions Results

TV (40 inch) from the major TV manufacturer, TPA3144D2 EVM, PVCC = 12 V, $8-\Omega$ speakers, Spread Spectrum enabled, $P_O = 1.25$ W



CISPR Class B 0.150-30MHz Idle Mode. SS0, Triangular, BD, 1.25 Watt

Figure 32. Conducted Emission - Line



CISPR Class B 0.150-30MHz Idle Mode. SS0, Triangular, BD, 1.25 Watt

Figure 33. Conducted Emission - Neutral

Table 8. Conducted Emission - Line

FREQUENCY MHz	QP LIMIT dB _µ V	AVE LIMIT dBµV	AVE READINGS dBµV	AVE MARGIN dB	QP READINGS dBµV	QP MARGIN dB
0.156	65.83	55.83	33.774	-22.056	45.956	-19.873
0.552	56	46	28.872	-17.128	39.164	-16.836
0.806	56	46	21.341	-24.659	29.585	-26.415
0.95	56	46	22.678	-23.322	31.471	-24.529
1.485	56	46	22.622	-23.378	31.082	-24.918
1.976	56	46	20.952	-25.048	29.849	-26.151

Table 9. Conducted Emission - Neutral

FREQUENCY MHz	QP LIMIT dBµV	AVE LIMIT dBµV	AVE READINGS dBµV	AVE MARGIN dB	QP READINGS dBµV	QP MARGIN dB
0.158	65.785	55.785	34.022	-21.763	45.398	-20.387
0.554	56	46	29.574	-16.426	40.485	-15.515
0.735	56	46	22.652	-23.348	32.52	-23.48
0.918	56	46	22.699	-23.301	31.849	-24.151
1.402	56	46	23.264	-22.736	32.173	-23.827
7.806	60	50	28.006	-21.994	35.214	-24.786



11 Power Supply Recommendations

11.1 Power Supply Decoupling, C_s

The TPA3144D2 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure that the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. Optimum decoupling is achieved by using a network of capacitors of different types that target specific types of noise on the power supply leads. For higher frequency transients due to parasitic circuit elements such as bond wire and copper trace inductances as well as lead frame capacitance, a good quality low equivalent-series-resistance (ESR) ceramic capacitor of value between 220 pF and 1000 pF works well. This capacitor should be placed as close to the device PVCC pins and system ground (either GND pins or thermal pad) as possible. For mid-frequency noise due to filter resonances or PWM switching transients as well as digital hash on the line, another good quality capacitor typically 0.1 μF to 1 μF placed as close as possible to the device PVCC leads works best. For filtering lower frequency noise signals, a larger aluminum electrolytic capacitor of 220 µF or greater placed near the audio power amplifier is recommended. The 220-µF capacitor also serves as a local storage capacitor for supplying current during large signal transients on the amplifier outputs. The PVCC pins provide the power to the output transistors, so a 220-uF or larger capacitor should be placed on each PVCC pin, A 10-uF capacitor on the AVCC pin is adequate. Also, a small decoupling resistor between AVCC and PVCC can be used to keep high frequency class-D noise from entering the linear input amplifiers.



12 Layout

12.1 Layout Guidelines

The TPA3144D2 can be used with a small, inexpensive ferrite bead output filter for most applications. However, since the Class-D switching edges are fast, it is necessary to take care when planning the layout of the printed circuit board. The following suggestions will help to meet EMC requirements.

- Decoupling capacitors—The high-frequency decoupling capacitors should be placed as close to the PVCC and AVCC pins as possible. Large (220 μF or greater) bulk power supply decoupling capacitors should be placed near the TPA3144D2 on the PVCCL and PVCCR supplies. Local, high-frequency bypass capacitors should be placed as close to the PVCC pins as possible. These caps can be connected to the thermal pad directly for an excellent ground connection. Consider adding a small, good quality low ESR ceramic capacitor between 220 pF and 1000 pF and a larger mid-frequency cap of value between 0.1μF and 1μF also of good quality to the PVCC connections at each end of the chip.
- Keep the current loop from each of the outputs through the ferrite bead and the small filter cap and back to GND as small and tight as possible. The size of this current loop determines its effectiveness as an antenna.
- Grounding—The AVCC (pin 14) decoupling capacitor should be connected to ground (GND). The PVCC decoupling capacitors should connect to GND. Analog ground and power ground should be connected at the thermal pad, which should be used as a central ground connection or star ground for the TPA3144D2.
- Output filter—The ferrite EMI filter (Figure 29) should be placed as close to the output pins as possible for the
 best EMI performance. The LC filter (Figure 27 and Figure 28) should be placed close to the outputs. The
 capacitors used in both the ferrite and LC filters should be grounded to power ground.
- Thermal Pad—The thermal pad must be soldered to the PCB for proper thermal performance and optimal reliability. The dimensions of the thermal pad and thermal land should be 6.46 mm by 2.35 mm. Seven rows of solid vias (three vias per row, 0,3302 mm or 13 mils diameter) should be equally spaced underneath the thermal land. The vias should connect to a solid copper plane, either on an internal layer or on the bottom layer of the PCB. The vias must be solid vias, not thermal relief or webbed vias. See the TI Application Report SLMA002 for more information about using the TSSOP thermal pad. For recommended PCB footprints, see figures at the end of this data sheet.

For an example layout, see the TPA3144D2 Evaluation Module (TPA3144D2 EVM) User Manual. Both the EVM user manual and the thermal pad application report are available on the TI Web site at http://www.ti.com.



12.2 Layout Example




Figure 34. BTL Layout Example



13 器件和文档支持

13.1 器件支持

13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

13.2 文档支持

13.2.1 相关文档

《PowerPAD™ 耐热增强型封装应用报告》(文献编号: SLMA002)

13.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 71 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

13.4 商标

SpeakerGuard, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

13.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPA3144D2PWP	ACTIVE	HTSSOP	PWP	28	50	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPA3144D2	Samples
TPA3144D2PWPR	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPA3144D2	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA3144D2PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

www.ti.com 26-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA3144D2PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



4206332-33/AO 01/16

PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



Exposed Thermal Pad Dimensions

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司