



SBOS216B - SEPTEMBER 2001 - REVISED OCTOBER 2006

Low-Power, Single-Supply, CMOS **INSTRUMENTATION AMPLIFIERS**

FEATURES

- DESIGNED FOR LOW COST
- HIGH GAIN ACCURACY: G = 5, 0.07%, 2ppm/°C
- GAIN SET WITH EXT. RESISTORS FOR > 5V/V
- HIGH CMRR: 73dB DC, 50dB at 45kHz
- LOW BIAS CURRENT: 0.5pA
- BANDWIDTH, SLEW RATE: 2.0MHz, 5V/µs
- RAIL-TO-RAIL OUTPUT SWING: (V+) 0.02V
- WIDE TEMPERATURE RANGE: -55°C to +125°C
- LOW QUIESCENT CURRENT: 490µA max/chan
- SHUTDOWN: 0.01μA
- MSOP-8 SINGLE AND TSSOP-14 DUAL PACKAGES

APPLICATIONS

- INDUSTRIAL SENSOR AMPLIFIERS: Bridge, RTD, Thermocouple, Position
- PHYSIOLOGICAL AMPLIFIERS: ECG, EEG, EMG
- A/D CONVERTER SIGNAL CONDITIONING
- DIFFERENTIAL LINE RECEIVERS WITH GAIN
- FIELD UTILITY METERS
- PCMCIA CARDS
- AUDIO AMPLIFIERS
- **COMMUNICATION SYSTEMS**
- TEST EQUIPMENT
- AUTOMOTIVE INSTRUMENTATION

DESCRIPTION

The INA332 and INA2332 are rail-to-rail output, low-power CMOS instrumentation amplifiers that offer wide range, singlesupply, and bipolar-supply operation. Using a special manufacturing flow, the INA332 family provides the lowest cost available, while still achieving low-noise amplification of differential signals with low quiescent current of 415μA (dropping to 0.01µA when shut down). Returning to normal operation within microseconds, this INA can be used for battery or multichannel applications.


Configured internally in a gain of 5V/V, the INA332 offers flexibility in higher gains by choosing external resistors.

The INA332 rejects line noise and its harmonics because common-mode error remains low even at higher frequencies.

High bandwidth and slew rate make the INA332 ideal for directly driving sampling Analog-to-Digital (A/D) converters as well as general-purpose applications.

With high precision, low cost, and small packages, the INA332 outperforms discrete designs.

Additionally, because they are specified for a wide temperature range of -55°C to +125°C, the INA332 family can be used in demanding environments.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage, V+ to V	7.5V
Signal Input Terminals, Voltage(2)	(V–) – 0.5V to (V+) + 0.5V
Current ⁽²⁾	10mA
Output Short-Circuit ⁽³⁾	Continuous
Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Junction Temperature	+150°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than $0.5 \mbox{V}$ beyond the supply rails should be current limited to 10mA or less. (3) Short-circuit to ground, one amplifier per package.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	TEMPERATURE RANGE	SPECIFIED PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
Single INA332AIDGK	MSOP-8	DGK "	–55°C to +125°C	B32	INA332AIDGKT INA332AIDGKR	Tape and Reel, 250 Tape and Reel, 2500
Dual INA2332AIPW	TSSOP-14	PW "	–55°C to +125°C	2332A "	INA2332AIPWT INA2332AIPWR	Tape and Reel, 250 Tape and Reel, 2500

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI web site at www.ti.com.

PIN CONFIGURATION



ELECTRICAL CHARACTERISTICS: $V_S = +2.7V$ TO +5.5V

BOLDFACE limits apply over the specified temperature range, $T_A = -55^{\circ}C$ TO +125°C

At T_A = +25°C, R_L = 10k Ω , G = 25, and V_{CM} = $V_S/2$, unless otherwise noted.

PARAMETER		CONDITION	MIN	TYP	MAX	UNITS
INPUT Input Offset Voltage, RTI Over Temperature Temperature Coefficient dVo. vs Power Supply Pt Over Temperature Long-Term Stability Input Impedance	V _{os} _s /dT SRR	$V_S = +5V$ $V_S = +2.7V \text{ to } +5.5V$		±2 ±5 ±50 ±0.4 10 ¹³ 3	±8 ±9 ±250 ±260	mV mV μ V/°C μV/V μ V/W μV/month Ω pF
Input Common-Mode Range	/IRR	$\begin{array}{c} V_{S} = 2.7V \\ V_{S} = 5V \\ \end{array}$ $\begin{array}{c} V_{S} = 5V, \\ V_{S} = 5V, V_{CM} = 0.55V \text{ to } 3.8V \\ \end{array}$ $\begin{array}{c} V_{S} = 5V, V_{CM} = 0.55V \text{ to } 3.8V \\ \end{array}$ $\begin{array}{c} V_{S} = 2.7V, V_{CM} = 0.35V \text{ to } 1.5V \\ \end{array}$	0.35 0.55 60 60	73 73 114	1.5 3.8	22 PI V V dB dB dB dB
INPUT BIAS CURRENT Bias Current Offset Current	I _B	$V_{CM} = V_S/2$		±0.5 ±0.5	±10 ±10	pA pA
NOISE, RTI Voltage Noise: f = 10Hz f = 100Hz f = 1kHz f = 0.1Hz to 10Hz Current Noise: f = 1kHz	e _N	$R_S = 0\Omega$		280 96 46 7 0.5		nV/√Hz nV/√Hz nV/√Hz μVp-p fA/√Hz
GAIN ⁽¹⁾ Gain Equation, Externally Set Range of Gain Gain Error vs Temperature Nonlinearity Over Temperature		G > 5 G = 5 $G = 25$, $V_S = 5V$, $V_O = 0.05$ to 4.95	5	$G = 5 + 5(R_2/R_1)$ ± 0.07 ± 2 ± 0.001 ± 0.002	1000 ±0.4 ±10 ±0.010 ±0.015	V/V % ppm/°C % of FS % of FS
OUTPUT Output Voltage Swing from Rail ⁽²⁾ Over Temperature Capacitance Load Drive Short-Circuit Current	I _{sc}	G ≥ 10	50 50 See	25 Typical Characteris +48/–32	tics ⁽³⁾	mV mV pF mA
FREQUENCY RESPONSE Bandwidth, -3dB Slew Rate Settling Time, 0.1% 0.01% Overload Recovery	BW SR t _S	G = 25 $V_S = 5V, G = 25$ $G = 25, C_L = 100pF, V_O = 2V \text{ step}$ 50% Input Overload $G = 25$		2.0 5 1.7 2.5 2		MHz V/μs μs μs μs
POWER SUPPLY Specified Voltage Range Operating Voltage Range Quiescent Current per Channel Over Temperature Shutdown Quiescent Current/Chan	I _Q I _{SD}	$V_{SD} > 2.5^{(4)}$ $V_{SD} < 0.8^{(4)}$	+2.7	+2.5 to +5.5 415 0.01	+5.5 490 600 1	V V μΑ μ Α μΑ
TEMPERATURE RANGE Specified/Operating Range Storage Range Thermal Resistance	$ heta_{\sf JA}$	MSOP-8, TSSOP-14 Surface Mount	-55 -65	150	+125 +150	°C/W

NOTES: (1) Does not include errors from external gain setting resistors.





⁽²⁾ Output voltage swings are measured between the output and power-supply rails. Output swings to rail only if G ≥ 10. Output does not swing to positive rail if gain is less than 10.


⁽³⁾ See typical characteristic curve, Percent Overshoot vs Load Capacitance.


⁽⁴⁾ See typical characteristic curve, Shutdown Voltage vs Supply Voltage.


TYPICAL CHARACTERISTICS
















































































APPLICATIONS INFORMATION

The INA332 is a modified version of the classic *two op amp* instrumentation amplifier, with an additional gain amplifier.

Figure 1 shows the basic connections for the operation of the INA332 and INA2332. The power supply should be capacitively decoupled with $0.1\mu F$ capacitors as close to the INA332 as possible for noisy or high-impedance applications.

The output is referred to the reference terminal, which must be at least 1.2V below the positive supply rail.

OPERATING VOLTAGE

The INA332 family is fully specified over a supply range of +2.7V to +5.5V, with key parameters tested over the temperature range of -55°C to +125°C. Parameters that vary significantly with operating conditions, such as load conditions or temperature, are shown in the Typical Characteristics.

The INA332 may be operated on a single supply. Figure 2 shows a bridge amplifier circuit operated from a single +5V supply. The bridge provides a small differential voltage riding on an input common-mode voltage.




FIGURE 1. Basic Connections.




FIGURE 2. Single-Supply Bridge Amplifier.



SETTING THE GAIN

The ratio of R_2 to R_1 , or the impedance between pins 1, 5, and 6, determines the gain of the INA332. With an internally set gain of 5, the INA332 can be programmed for gains greater than 5 according to the following equation:

$$G = 5 + 5 (R_2/R_1)$$

The INA332 is designed to provide accurate gain, with gain error less than 0.4%. Setting gain with matching TC resistors will minimize gain drift. Errors from external resistors will add directly to the error, and may become dominant error sources.

COMMON-MODE INPUT RANGE

The upper limit of the common-mode input range is set by the common-mode input range of the second amplifier, A2, to 1.2V below positive supply. Under most conditions, the amplifier operates beyond this point with reduced performance. The lower limit of the input range is bounded by the output swing of amplifier A1, and is a function of the reference voltage according to the following equation:

$$V_{OA1} = 5/4 V_{CM} - 1/4 V_{REF}$$

(See typical characteristic curve, Common-Mode Input Range vs Reference Voltage).

REFERENCE

The reference terminal defines the zero output voltage level. In setting the reference voltage, the common-mode input of A3 should be considered according to the following equation:

$$V_{OA2} = V_{RFF} + 5 (V_{IN} + - V_{IN} -)$$

For ensured operation, V_{OA2} should be less than $V_{DD}-1.2V$. The reference pin requires a low-impedance connection. As little as 160Ω in series with the reference pin will degrade the CMRR to 50dB. The reference pin may be used to compensate for the offset voltage (see the *Offset Trimming* section). The reference voltage level also influences the commonmode input range (see the *Common-Mode Input Range* section).

INPUT BIAS CURRENT RETURN

With a high input impedance of $10^{13}\Omega$, the INA332 is ideal for use with high-impedance sources. The input bias current of less than 10pA makes the INA332 nearly independent of input impedance and ideal for low-power applications.

For proper operation, a path must be provided for input bias currents for both inputs. Without input bias current paths, the inputs will *float* to a potential that exceeds common-mode range and the input amplifier will saturate. Figure 3 shows how bias current path can be provided in the cases of microphone applications, thermistor applications, ground returns, and dc-coupled resistive bridge applications.




FIGURE 3. Providing an Input Common-Mode Path.

When differential source impedance is low, the bias current return path can be connected to one input. With higher source impedance, two equal resistors will provide a balanced input. The advantages are lower input offset voltage due to bias current flowing through the source impedance and better high-frequency gain.



SHUTDOWN MODE

The shutdown pin of the INA332 is nominally connected to V+. When the pin is pulled below 0.8V on a 5V supply, the INA332 goes into sleep mode within nanoseconds. For actual shutdown threshold, see typical characteristic curve, *Shutdown Voltage vs Supply Voltage*. Drawing less than $2\mu A$ of current, and returning from sleep mode in microseconds, the shutdown feature is useful for portable applications. Once in sleep mode, the amplifier has high output impedance, making the INA332 suitable for multiplexing.

RAIL-TO-RAIL OUTPUT

A class AB output stage with common-source transistors is used to achieve rail-to-rail output for gains of 10 or greater. For resistive loads greater than $10k\Omega$, the output voltage can swing to within 25mV of the supply rail while maintaining low gain error. For heavier loads and over temperature, see the typical characteristic curve, *Output Voltage Swing vs Output Current*. The INA332's low output impedance at high frequencies makes it suitable for directly driving Capacitive-Input A/D converters, as shown in Figure 4.




FIGURE 4. INA332 Directly Drives Capacitive-Input, High-Speed A/D Converter.

OUTPUT BUFFERING

The INA332 is optimized for a load impedance of $10 k\Omega$ or greater. For higher output current the INA332 can be buffered using the OPA340, as shown in Figure 5. The OPA340 can swing within 50mV of the supply rail, driving a 600Ω load. The OPA340 is available in the tiny MSOP-8 package.

OFFSET TRIMMING

The INA332 is laser trimmed for low offset voltage. In the event that external offset adjustment is required, the offset can be adjusted by applying a correction voltage to the reference terminal. Figure 6 shows an optional circuit for trimming offset voltage. The voltage applied to the REF terminal is added to the output signal. The gain from REF to V_{OUT} is +1. An op amp buffer is used to provide low impedance at the REF terminal to preserve good common-mode rejection.




FIGURE 5. Output Buffering Circuit. Able to drive loads as low as 600Ω .




FIGURE 6. Optional Offset Trimming Voltage.

INPUT PROTECTION

Device inputs are protected by ESD diodes that will conduct if the input voltages exceed the power supplies by more than 500mV. Momentary voltages greater than 500mV beyond the power supply can be tolerated if the current through the input pins is limited to 10mA. This is easily accomplished with input resistor R_{LIM} , as shown in Figure 7. Many input signals are inherently current-limited to less than 10mA; therefore, a limiting resistor is not required.




FIGURE 7. Sample Output Buffering Circuit.



OFFSET VOLTAGE ERROR CALCULATION

The offset voltage (V_{OS}) of the INA332AIDGK is specified at a maximum of $500\mu V$ with a +5V power supply and the common-mode voltage at $V_S/2$. Additional specifications for power-supply rejection and common-mode rejection are provided to allow the user to easily calculate worst-case expected offset under the conditions of a given application.

Power-Supply Rejection Ratio (PSRR) is specified in μ V/V. For the INA332, worst case PSRR is 200μ V/V, which means for each volt of change in power supply, the offset may shift up to 200μ V. Common-Mode Rejection Ratio (CMRR) is specified in dB, which can be converted to μ V/V using the following equation:

CMRR (in
$$\mu V/V$$
) = $10^{[(CMRR \text{ in dB})/-20]} \cdot 10^{6}$

For the INA332, the worst case CMRR over the specified common-mode range is 60dB (at G = 25) or about $30\mu\text{V/V}$ This means that for every volt of change in common-mode, the offset will shift less than $30\mu\text{V}$.

These numbers can be used to calculate excursions from the specified offset voltage under different application conditions. For example, an application might configure the amplifier with a 3.3V supply with 1V common-mode. This configuration varies from the specified configuration, representing a 1.7V variation in power supply (5V in the offset specification versus 3.3V in the application) and a 0.65V variation in common-mode voltage from the specified $V_{\rm S}/2$.

Calculation of the worst-case expected offset would be as follows:

Adjusted
$$V_{OS}$$
 = Maximum specified V_{OS} + (power-supply variation) • PSRR + (common-mode variation) • CMRR

$$V_{OS} = 0.5 \text{mV} + (1.7 \text{V} \cdot 200 \mu \text{V}) + (0.65 \text{V} \cdot 30 \mu \text{V})$$

= $\pm 0.860 \text{mV}$

However, the typical value will be smaller, as seen in the Typical Characteristics.

FEEDBACK CAPACITOR IMPROVES RESPONSE

For optimum settling time and stability with high-impedance feedback networks, it may be necessary to add a feedback capacitor across the feedback resistor, R_{F} , as shown in Figure 8. This capacitor compensates for the zero created by the feedback network impedance and the INA332's RG-pin input capacitance (and any parasitic layout capacitance). The effect becomes more significant with higher impedance networks. Also, R_{X} and C_{L} can be added to reduce high-frequency noise.




FIGURE 8. Feedback Capacitor Improves Dynamic Performance

It is suggested that a variable capacitor be used for the feedback capacitor since input capacitance may vary between instrumentation amplifiers, and layout capacitance is difficult to determine. For the circuit shown in Figure 8, the value of the variable feedback capacitor should be chosen by the following equation:

$$R_{IN} \bullet C_{IN} = R_F \bullet C_F$$

Where C_{IN} is equal to the INA332's RG-pin input capacitance (typically 3pF) plus the layout capacitance. The capacitor can be varied until optimum performance is obtained.



APPLICATION CIRCUITS

MEDICAL ECG APPLICATIONS

Figure 9 shows the INA332 configured to serve as a low-cost ECG amplifier, suitable for moderate accuracy heart-rate applications such as fitness equipment. The input signals are obtained from the left and right arms of the patient. The common-mode voltage is set by two $2 \mathrm{M}\Omega$ resistors. This potential through a buffer provides optional right leg drive.

Filtering can be modified to suit application needs by changing the capacitor value of the output filter.

LOW-POWER, SINGLE-SUPPLY DATA ACQUISITION SYSTEMS

Refer to Figure 4 to see the INA332 configured to drive an ADS7818. Functioning at frequencies of up to 500kHz, the INA332 is ideal for low-power data acquisition.




FIGURE 9. Simplified ECG Circuit for Medical Applications.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA2332AIPWR	ACTIVE	TSSOP	PW	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 2332A	Samples
INA2332AIPWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 2332A	Samples
INA2332AIPWTG4	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	INA 2332A	Samples
INA332AIDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	B32	Samples
INA332AIDGKRG4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	B32	Samples
INA332AIDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	B32	Samples
INA332AIDGKTG4	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-55 to 125	B32	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA2332AIPWR	TSSOP	PW	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA2332AIPWT	TSSOP	PW	14	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA332AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA332AIDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 16-Oct-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA2332AIPWR	TSSOP	PW	14	2500	367.0	367.0	35.0
INA2332AIPWT	TSSOP	PW	14	250	210.0	185.0	35.0
INA332AIDGKR	VSSOP	DGK	8	2500	853.0	449.0	35.0
INA332AIDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated