


## TPSM13604H 5V 至 36V、4A 高输出电压电源模块

### 1 特性

- 集成屏蔽式电感器
- 简单的 PCB 布局
- 采用外部软启动和精密使能端实现灵活启动排序
- 防止浪涌电流
- 输入 UVLO 和输出短路保护
- 40°C 至 125°C 的结温范围
- 便于装配和制造的单个外露焊盘和标准引脚分配
- 低输出电压纹波
- 引脚对引脚兼容系列：
  - LMZ14203/LMZ14202/LMZ14201 (最大 42V, 3A、2A、1A)
  - LMZ12003/LMZ12002/LMZ12001 (最大 20V, 3A、2A、1A)
- 电气规范
  - 输出电流高达 4A
  - 输入电压范围：5V 至 36V
  - 输出电压范围：3V 至 16V
  - 效率高达 97%
- 性能优势
  - 高效率有效降低系统产生的热量
  - 低辐射 EMI (经 EN 55022 B 类标准测试)
  - 无需补偿
  - 低封装热阻
    - EN 55022:2006, +A1:2007, FCC 部分 15 子部分 B: 2007

### 2 应用

- 测试和测量
- 工厂自动化和控制
- 航天和国防
- 通用电源



简化版应用原理图

### 3 说明


TPSM13604H SIMPLE SWITCHER 电源模块是一款易于使用的降压直流/直流解决方案，能以低开关频率驱动高达 4A 的负载，并具有出色的电源转换效率、线路和负载调节以及输出精度。TPSM13604H 采用创新型封装，可提高热性能并支持手工或机器焊接。

TPSM13604H 支持 5V 至 36V 的输入电压轨范围，可提供低至 3V 的高精度可调节输出电压。TPSM13604H 仅需三个外部电阻和四个外部电容器即可完善电源解决方案。TPSM13604H 的设计可靠而稳健，并且具有以下保护特性：热关断、输入欠压锁定、输出过压保护、短路保护、输出限流以及预偏置输出的启动功能。单个电阻最高可将开关频率调节至 700kHz。

#### (1) 器件信息

器件型号	封装	封装尺寸 (标称值)
TPSM13604H	TO-PMOD (7)	10.16mm × 9.85mm

- (1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



效率  $V_{OUT} = 9.0V$ ,  $T_A = 25^\circ C$ ,  $FSW = 300kHz$



## Table of Contents

<b>1 特性</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>11</b>
<b>2 应用</b> .....	<b>1</b>	8.1 Application Information.....	11
<b>3 说明</b> .....	<b>1</b>	8.2 Typical Application.....	11
<b>4 Revision History</b> .....	<b>2</b>	<b>9 Power Supply Recommendations</b> .....	<b>16</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>10 Layout</b> .....	<b>17</b>
<b>6 Specifications</b> .....	<b>4</b>	10.1 Layout Guidelines.....	17
6.1 Absolute Maximum Ratings.....	4	10.2 Layout Example.....	18
6.2 ESD Ratings.....	4	<b>11 Device and Documentation Support</b> .....	<b>21</b>
6.3 Recommended Operating Conditions.....	4	11.1 Device Support.....	21
6.4 Thermal Information.....	4	11.2 Documentation Support.....	21
6.5 Electrical Characteristics.....	5	11.3 接收文档更新通知.....	21
6.6 Typical Characteristics.....	6	11.4 支持资源.....	21
<b>7 Detailed Description</b> .....	<b>9</b>	11.5 Trademarks.....	21
7.1 Overview.....	9	11.6 术语表.....	21
7.2 Functional Block Diagram.....	9	11.7 静电放电警告.....	21
7.3 Feature Description.....	9	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>21</b>
7.4 Device Functional Modes.....	10		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
March 2021	*	Initial release.

## 5 Pin Configuration and Functions




图 5-1. 7-Pin TO-PMOD NDW Package (Top View)

表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	VIN	Power	Supply input — Additional external input capacitance is required between this pin and the exposed pad (EP).
2	RON	Analog	on-time resistor — An external resistor from $V_{IN}$ to this pin sets the on-time and frequency of the application. Typical values range from 100 k to 700 k $\Omega$ . Recommended frequency for a 4-A load is 300 kHz.
3	EN	Analog	Enable — Input to the precision enable comparator. Rising threshold is 1.18 V.
4	GND	Ground	Ground — Reference point for all stated voltages. Must be externally connected to EP.
5	SS	Analog	Soft Start — An internal 8- $\mu$ A current source charges an external capacitor to produce the soft-start function.
6	FB	Analog	Feedback — Internally connected to the regulation, overvoltage, and short-circuit comparators. The regulation reference point is 0.8 V at this input pin. Connect the feedback resistor divider between the output and ground to set the output voltage.
7	VOUT	Power	Output Voltage — Output from the internal inductor. Connect the output capacitor between this pin and the exposed pad (EP).
—	EP	Ground	Exposed Pad — Internally connected to pin 4. Used to dissipate heat from the package during operation. Must be electrically connected to pin 4 external to the package.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

	MIN <sup>(1)(2)(3)</sup>	MAX	UNIT
V <sub>IN</sub> , R <sub>ON</sub> to GND	– 0.3	42	V
EN, FB, SS to GND	– 0.3	7	V
Junction Temperature		150	°C
Peak Reflow Case Temperature (30 s)		245	°C
Storage Temperature	– 65	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) For soldering specifications, see the application note *Absolute Maximum Ratings for Soldering* ([SNOA549](#))

### 6.2 ESD Ratings

	VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
V <sub>IN</sub>	5	36	V
EN	0	6.5	V
Operation Junction Temperature	–40	125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPSM13604	UNIT
		NDW (TO-PMOD)	
		7 PINS	
R <sub>θJA</sub> Junction-to-ambient thermal resistance	4 layer printed-circuit-board, 7.62 cm x 7.62 cm (3 in x 3 in) area, 1-oz copper, no air flow	16	°C/W
	4 layer printed-circuit-board, 6.35 cm x 6.35 cm (2.5 in x 2.5 in) area, 1-oz copper, no air flow	18.4	
R <sub>θJC(top)</sub> Junction-to-case (top) thermal resistance		1.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

Minimum and Maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^\circ\text{C}$ , and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 24\text{ V}$ ,  $V_{OUT} = 12\text{ V}$ ,  $R_{ON} = 249\text{ k}\Omega$

PARAMETER		TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
<b>SYSTEM PARAMETERS</b>						
<b>ENABLE CONTROL</b>						
$V_{EN}$	EN threshold trip point	$V_{EN}$ rising, $T_J = -40^\circ\text{C}$ to $125^\circ\text{C}$	1.10	1.18	1.25	V
$V_{EN-HYS}$	EN threshold hysteresis			90		mV
<b>SOFT-START</b>						
$I_{SS}$	SS source current	$V_{SS} = 0\text{ V}$ , $T_J = -40^\circ\text{C}$ to $125^\circ\text{C}$	8	10	15	$\mu\text{A}$
$I_{SS-DIS}$	SS discharge current			-200		$\mu\text{A}$
<b>CURRENT LIMIT</b>						
$I_{CL}$	Current limit threshold	DC average, $T_J = -40^\circ\text{C}$ to $125^\circ\text{C}$	3.2	4.7	5.5	A
$I_{CL}$	Current limit threshold	DC average, $T_J = 25^\circ\text{C}$ to $125^\circ\text{C}$ , $V_{IN} = 12\text{ V}$ , $V_{OUT} = 9.0\text{ V}$ , $R_{ON} = 374\text{ k}\Omega$	4.05	4.5		A
<b>VIN UVLO</b>						
$V_{INUVLO}$	Input UVLO	EN pin floating, $V_{IN}$ rising		3.75		V
$V_{INUVLO-HYST}$	Hysteresis	EN pin floating, $V_{IN}$ falling		130		mV
<b>ON/OFF TIMER</b>						
$t_{ON-MIN}$	ON timer minimum pulse width			150		ns
$t_{OFF}$	OFF timer pulse width			260		ns
<b>REGULATION AND OVERVOLTAGE COMPARATOR</b>						
$V_{FB}$	In-regulation feedback voltage	$V_{IN} = 24\text{ V}$ , $V_{OUT} = 12\text{ V}$ , $V_{SS} > +0.8\text{ V}$ , $T_J = -40^\circ\text{C}$ to $125^\circ\text{C}$	0.782	0.803	0.822	V
		$V_{IN} = 24\text{ V}$ , $V_{OUT} = 12\text{ V}$ , $V_{SS} > +0.8\text{ V}$ , $T_J = 25^\circ\text{C}$	0.786	0.803	0.818	
$V_{FB-OVP}$	Feedback overvoltage protection threshold			0.92		V
$I_{FB}$	Feedback input bias current			5		nA
$I_Q$	Nonswitching input current	$V_{FB} = 0.86\text{ V}$		1		mA
$I_{SD}$	Shutdown quiescent current	$V_{EN} = 0\text{ V}$		25		$\mu\text{A}$
<b>THERMAL CHARACTERISTICS</b>						
$T_{SD}$	Thermal shutdown (rising)			165		$^\circ\text{C}$
$T_{SD-HYST}$	Thermal shutdown hysteresis			15		$^\circ\text{C}$
<b>PERFORMANCE PARAMETERS</b>						
$\Delta V_{OUT}$	Output voltage ripple	$V_{OUT} = 9.0\text{ V}$ , $C_O = 100\text{-}\mu\text{F}$ 6.3-V X7R, $R_{ON} = 374\text{ k}\Omega$		20		mV <sub>PP</sub>
$\Delta V_{OUT} / \Delta V_{IN}$	Line regulation	$V_{IN} = 12\text{ V}$ to $24\text{ V}$ , $I_{OUT} = 4\text{ A}$ , $R_{ON} = 374\text{ k}\Omega$		0.01%		
$\Delta V_{OUT} / \Delta I_{OUT}$	Load regulation	$V_{IN} = 12\text{ V}$ , $I_{OUT} = 0\text{ A}$ to $4\text{ A}$ , $R_{ON} = 374\text{ k}\Omega$		1.5		mV/A
$\eta$	Efficiency	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 9.0\text{ V}$ , $I_{OUT} = 1\text{ A}$ , $R_{ON} = 374\text{ k}\Omega$		96%		
$\eta$	Efficiency	$V_{IN} = 12\text{ V}$ , $V_{OUT} = 9.0\text{ V}$ , $I_{OUT} = 4\text{ A}$ , $R_{ON} = 374\text{ k}\Omega$		88%		

- (1) Minimum and Maximum limits are 100% production tested at  $25^\circ\text{C}$ . Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).
- (2) Typical numbers are at  $25^\circ\text{C}$  and represent the most likely parametric norm.

## 6.6 Typical Characteristics

$F_{SW} = 300 \text{ kHz}$ ;  $C_{in} = 10\text{-}\mu\text{F}$ , X7R ceramic;  $C_O = 47 \text{ }\mu\text{F}$ ;  $T_A = 25^\circ\text{C}$  (unless otherwise specified)




图 6-1. Efficiency  $V_{OUT} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$




图 6-2. Power Dissipation  $V_{OUT} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$




图 6-3. Efficiency  $V_{OUT} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$




图 6-4. Power Dissipation  $V_{OUT} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$




图 6-5. Efficiency  $V_{OUT} = 9.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$




图 6-6. Power Dissipation  $V_{OUT} = 9.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$




图 6-7. Efficiency  $V_{OUT} = 12\text{ V}$ ,  $T_A = 25^\circ\text{C}$




图 6-8. Power Dissipation  $V_{OUT} = 12\text{ V}$ ,  $T_A = 25^\circ\text{C}$




图 6-9. Efficiency  $V_{OUT} = 16\text{ V}$ ,  $T_A = 25^\circ\text{C}$




图 6-10. Power Dissipation  $V_{OUT} = 16\text{ V}$ ,  $T_A = 25^\circ\text{C}$




图 6-11. Line and Load Regulation  $V_{OUT} = 9.5\text{ V}$ ,  $T_A = 25^\circ\text{C}$




图 6-12. Package Thermal Resistance  $R_{\theta JA}$   
4-Layer PCB with 1-oz Copper




图 6-13. Output Ripple  $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 9.0\text{ V}$ ,  $I_{OUT} = 4\text{ A}$ , Ceramic  $C_{OUT}$ , BW = 200 MHz




图 6-14. Load Transient Response  $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 9.0\text{ V}$  Load Step From 0% to 100%




图 6-15. Load Transient Response  $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 9.0\text{ V}$  Load Step From 25% to 100%




图 6-16. Load Transient Response  $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 9.0\text{ V}$  Load Step From 50% to 100%




## 7 Detailed Description

### 7.1 Overview

#### 7.1.1 COT Control Circuit Overview

Constant on-time control is based on a comparator and an on-time one-shot, with the output voltage feedback compared to an internal 0.8-V reference. If the feedback voltage is below the reference, the high-side MOSFET is turned on for a fixed on-time determined by a programming resistor  $R_{ON}$ .  $R_{ON}$  is connected to  $V_{IN}$  such that on-time is reduced with increasing input supply voltage. Following this on-time, the high-side MOSFET remains off for a minimum of 260 ns. If the voltage on the feedback pin falls below the reference level again, the on-time cycle is repeated. Regulation is achieved in this manner.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Output Overvoltage Comparator

The voltage at FB is compared to a 0.92-V internal reference. If FB rises above 0.92 V, the on-time is immediately terminated. This condition is known as overvoltage protection (OVP). It can occur if the input voltage is increased very suddenly or if the output load is decreased very suddenly. Once OVP is activated, the top MOSFET on-times are inhibited until the condition clears. Additionally, the synchronous MOSFET remains on until inductor current falls to zero.

#### 7.3.2 Current Limit

Current limit detection is carried out during the off-time by monitoring the current in the synchronous MOSFET. Referring to the [Functional Block Diagram](#), when the top MOSFET is turned off, the inductor current flows through the load, the PGND pin, and the internal synchronous MOSFET. If this current exceeds 4.2 A (typical), the current limit comparator disables the start of the next on-time period. The next switching cycle only occurs if the FB input is less than 0.8 V and the valley of the inductor current has decreased below 4.2 A. Inductor current is monitored during the period of time the synchronous MOSFET is conducting. So long as inductor current exceeds 4.2 A, further on-time intervals for the top MOSFET do not occur. Switching frequency is lower during current limit due to the longer off-time.

---

**Note**

The DC current limit varies with duty cycle, switching frequency, and temperature.

---

**7.3.3 Thermal Protection**

The junction temperature of the TPSM13604 must not be allowed to exceed its maximum ratings. Thermal protection is implemented by an internal Thermal Shutdown circuit which activates at 165°C (typical), causing the device to enter a low-power standby state. In this state, the main MOSFET remains off, causing  $V_O$  to fall, and additionally, the CSS capacitor is discharged to ground. Thermal protection helps prevent catastrophic failures for accidental device overheating. When the junction temperature falls back below 145°C (typical Hyst = 20°C), the SS pin is released,  $V_O$  rises smoothly, and normal operation resumes.

**7.3.4 Zero Coil Current Detection**

The current of the lower (synchronous) MOSFET is monitored by a zero coil current detection circuit which inhibits the synchronous MOSFET when its current reaches zero until the next on-time. This circuit enables DCM operating mode, which improves efficiency at light loads.

**7.3.5 Prebiased Start-up**

The TPSM13604 properly starts up into a prebiased output. This start-up situation is common in multiple rail logic applications where current paths can exist between different power rails during the start-up sequence. The prebias level of the output voltage must be less than the input UVLO set point. This prevents the output pre-bias from enabling the regulator through the high-side MOSFET body diode.

**7.4 Device Functional Modes****7.4.1 Discontinuous Conduction and Continuous Conduction Modes**

At light-load, the regulator operates in discontinuous conduction mode (DCM). With load currents above the critical conduction point, the regulator operates in continuous conduction mode (CCM). When operating in DCM, the switching cycle begins at zero amps inductor current, increases up to a peak value, and then recedes back to zero before the end of the off-time. During the period of time that inductor current is zero, all load current is supplied by the output capacitor. The next on-time period starts when the voltage on the FB pin falls below the internal reference. The switching frequency is lower in DCM and varies more with load current as compared to CCM. Conversion efficiency in DCM is maintained since conduction and switching losses are reduced with the smaller load and lower switching frequency.

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The TPSM13604H is a step down DC-to-DC power module. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum peak output current of 4 A. The following design procedure can be used to select components for the TPSM13604H.

### 8.2 Typical Application




图 8-1. Simplified Application Schematic

#### 8.2.1 Design Requirements

For this example, the following application parameters exist:

- $V_{IN}$  range = up to 36 V
- $V_{OUT} = 9$  V
- $I_{OUT} = 4$  A
- Refer to 方程式 1 to calculate  $R_{ENT}$  and  $R_{ENB}$

Refer to 图 8-1 for more information.

#### 8.2.2 Detailed Design Procedure

##### 8.2.2.1 Design Steps for the TPSM13604 Application

The following list of steps can be used to manually design the TPSM13604 application:

1. Select minimum operating  $V_{IN}$  with enable divider resistors.
2. Program  $V_O$  with divider resistor selection.
3. Program turn-on time with soft-start capacitor selection.
4. Select  $C_O$ .
5. Select  $C_{IN}$ .
6. Set operating frequency with  $R_{ON}$ .

7. Determine module dissipation.
8. Lay out PCB for required thermal performance.

#### 8.2.2.1.1 Enable Divider, $R_{ENT}$ , and $R_{ENB}$ Selection

The enable input provides a precise 1.18-V reference threshold to allow direct logic drive or connection to a voltage divider from a higher enable voltage such as  $V_{IN}$ . The enable input also incorporates 90 mV (typical) of hysteresis, resulting in a falling threshold of 1.09 V. The maximum recommended voltage into the EN pin is 6.5 V. For applications where the midpoint of the enable divider exceeds 6.5 V, a small Zener diode can be added to limit this voltage.

The function of the  $R_{ENT}$  and  $R_{ENB}$  dividers is to allow the designer to choose an input voltage below which the circuit will be disabled. This implements the feature of programmable undervoltage lockout. This is often used in battery-powered systems to prevent deep discharge of the system battery. It is also useful in system designs for sequencing of output rails or to prevent early turnon of the supply as the main input voltage rail rises at power up. Applying the enable divider to the main input rail is often done in the case of higher input voltage systems such as 24-V AC/DC systems where a lower boundary of operation should be established. In the case of sequencing supplies, the divider is connected to a rail that becomes active earlier in the power-up cycle than the TPSM13604 output rail. The two resistors should be chosen based on the following ratio:

$$R_{ENT} / R_{ENB} = (V_{IN-ENABLE} / 1.18 \text{ V}) - 1 \quad (1)$$

The EN pin is internally pulled up to  $V_{IN}$  and can be left floating for always-on operation. However, it is good practice to use the enable divider and turn on the regulator when  $V_{IN}$  is close to reaching its nominal value. This ensures smooth start-up and prevents overloading the input supply.

#### 8.2.2.1.2 Output Voltage Selection

Output voltage is determined by a divider of two resistors connected between  $V_O$  and ground. The midpoint of the divider is connected to the FB input. The voltage at FB is compared to a 0.8-V internal reference. In normal operation, an on-time cycle is initiated when the voltage on the FB pin falls below 0.8 V. The high-side MOSFET on-time cycle causes the output voltage to rise and the voltage at the FB to exceed 0.8 V. As long as the voltage at FB is above 0.8 V, on-time cycles do not occur.

The regulated output voltage determined by the external divider resistors  $R_{FBT}$  and  $R_{FBB}$  is:

$$V_O = 0.8 \text{ V} \times (1 + R_{FBT} / R_{FBB}) \quad (2)$$

Rearranging terms; the ratio of the feedback resistors for a desired output voltage is:

$$R_{FBT} / R_{FBB} = (V_O / 0.8 \text{ V}) - 1 \quad (3)$$

These resistors should be chosen from values in the range of 1 k $\Omega$  to 50 k $\Omega$ .

A feedforward capacitor is placed in parallel with  $R_{FBT}$  to improve load step transient response. Its value is usually determined experimentally by load stepping between DCM and CCM conduction modes and adjusting for best transient response and minimum output ripple.

A table of values for  $R_{FBT}$ ,  $R_{FBB}$ , and  $R_{ON}$  is included in the simplified applications schematic (see [图 8-1](#)).

#### 8.2.2.1.3 Soft-Start Capacitor, $C_{SS}$ , Selection

Programmable soft start permits the regulator to slowly ramp to its steady-state operating point after being enabled, thereby reducing current inrush from the input supply and slowing the output voltage rise-time to prevent overshoot.

Upon turn-on, after all UVLO conditions have been passed, an internal 8- $\mu$ A current source begins charging the external soft-start capacitor. The soft-start time duration to reach steady-state operation is given by the formula:

$$t_{SS} = V_{REF} \times C_{SS} / I_{SS} = 0.8 \text{ V} \times C_{SS} / 8 \mu\text{A} \quad (4)$$

方程式 4 can be rearranged as follows:

$$C_{SS} = t_{SS} \times 8 \mu A / 0.8 V \quad (5)$$

Use of a 4700-pF capacitor results in 0.5-ms soft-start duration. This is a recommended value. Note high values of  $C_{SS}$  capacitance causes more output voltage droop when a load transient goes across the DCM-CCM boundary. Use [方程式 22](#) to find the DCM-CCM boundary load current for the specific operating condition. If a fast load transient response is desired for steps between DCM and CCM mode, the soft-start capacitor value must be less than 0.018  $\mu F$ .

Note the following conditions reset the soft-start capacitor by discharging the SS input to ground with an internal 200-  $\mu A$  current sink:

- The enable input being pulled low
- Thermal shutdown condition
- Overcurrent fault
- Internal  $V_{IN_{UVLO}}$

#### 8.2.2.1.4 Output Capacitor, $C_O$ , Selection

None of the required output capacitance is contained within the module. At a minimum, the output capacitor must meet the worst-case RMS current rating of  $0.5 \times I_{LR P-P}$ , as calculated in [方程式 23](#). Beyond that, additional capacitance reduces output ripple so long as the ESR is low enough to permit it. A minimum value of 10  $\mu F$  is generally required. Experimentation is required if the user is attempting to operate with a minimum value. Low-ESR capacitors, such as ceramic and polymer electrolytic capacitors, are recommended.

##### 8.2.2.1.4.1 Capacitance

[方程式 6](#) provides a good first pass approximation of  $C_O$  for load transient requirements:

$$C_O \geq I_{STEP} \times V_{FB} \times L \times V_{IN} / (4 \times V_O \times (V_{IN} - V_O) \times V_{OUT-TRAN}) \quad (6)$$

As an example, for 4-A load step,  $V_{IN} = 12 V$ ,  $V_{OUT} = 9 V$ ,  $V_{OUT-TRAN} = 50 mV$ :

$$C_O \geq 4 A \times 0.8 V \times 10 \mu H \times 12 V / (4 \times 9 V (12 V - 9 V) \times 50 mV) \quad (7)$$

$$C_O \geq 71 \mu F \quad (8)$$

##### 8.2.2.1.4.2 ESR

The ESR of the output capacitor affects the output voltage ripple. High ESR results in larger  $V_{OUT}$  peak-to-peak ripple voltage. Furthermore, high output voltage ripple caused by excessive ESR can trigger the overvoltage protection monitored at the FB pin. The ESR must be chosen to satisfy the maximum desired  $V_{OUT}$  peak-to-peak ripple voltage and to avoid overvoltage protection during normal operation. The following equations can be used:

$$ESR_{MAX-RIPPLE} \leq V_{OUT-RIPPLE} / I_{LR P-P} \quad (9)$$

where

- $I_{LR P-P}$  is calculated using [方程式 23](#)

$$ESR_{MAX-OVP} < (V_{FB-OVP} - V_{FB}) / (I_{LR P-P} \times A_{FB}) \quad (10)$$

where

- $A_{FB}$  is the gain of the feedback network from  $V_{OUT}$  to  $V_{FB}$  at the switching frequency

As worst-case, assume the gain of  $A_{FB}$  with the  $C_{FF}$  capacitor at the switching frequency is 1.

The selected capacitor should have sufficient voltage and RMS current rating. The RMS current through the output capacitor is:

$$I(C_{OUT(RMS)}) = I_{LR P-P} / \sqrt{12} \quad (11)$$

### 8.2.2.1.5 Input Capacitor, $C_{IN}$ , Selection

The TPSM13604 module contains an internal 0.47- $\mu$ F input ceramic capacitor. Additional input capacitance is required externally to the module to handle the input ripple current of the application. This input capacitance must be as close as possible to the module. Input capacitor selection is generally directed to satisfy the input ripple current requirements rather than by capacitance value.

Worst-case input ripple current rating is dictated by [方程式 12](#).

$$I(C_{IN(RMS)}) \approx 1/2 \times I_O \times \sqrt{D/1-D} \quad (12)$$

where

- $D \approx V_O / V_{IN}$

As a point of reference, the worst-case ripple current occurs when the module is presented with full load current and when  $V_{IN} = 2 \times V_O$ .

Recommended minimum input capacitance is 10- $\mu$ F X7R ceramic with a voltage rating at least 25% higher than the maximum applied input voltage for the application. TI also recommends to pay attention to the voltage and temperature deratings of the capacitor selected. Note that ripple current rating of ceramic capacitors can be missing from the capacitor data sheet and you may have to contact the capacitor manufacturer for this rating.

If the system design requires a certain maximum value of input ripple voltage  $\Delta V_{IN}$  to be maintained, then [方程式 13](#) can be used.

$$C_{IN} \geq I_O \times D \times (1 - D) / f_{SW-CCM} \times \Delta V_{IN} \quad (13)$$

If  $\Delta V_{IN}$  is 2% of  $V_{IN}$  for a 12-V input to a 9-V output application this equals 120 mV and  $f_{SW} = 300$  kHz.

$$C_{IN} \geq 4 \text{ A} \times 9 \text{ V} / 12 \text{ V} \times (1 - 9 \text{ V} / 12 \text{ V}) / (300000 \times 0.240 \text{ V}) \quad (14)$$

$$C_{IN} \geq 10 \mu\text{F} \quad (15)$$

Additional bulk capacitance with higher ESR can be required to damp any resonant effects of the input capacitance and parasitic inductance of the incoming supply lines.

### 8.2.2.1.6 ON-Time, $R_{ON}$ , Resistor Selection

Many designs begin with a desired switching frequency in mind. For 4-A applications, 300 kHz is recommended. [方程式 16](#) can be used to calculate the  $R_{ON}$  value.

$$f_{SW(CCM)} \approx V_O / (1.3 \times 10^{-10} \times R_{ON}) \quad (16)$$

This can be rearranged as:

$$R_{ON} \approx V_O / (1.3 \times 10^{-10} \times f_{SW(CCM)}) \quad (17)$$

The selection of  $R_{ON}$  and  $f_{SW(CCM)}$  must be confined by limitations in the on-time and off-time for [节 7.1.1](#).

The on-time of the TPSM13604 timer is determined by the resistor  $R_{ON}$  and the input voltage  $V_{IN}$ . It is calculated as follows:

$$t_{ON} = (1.3 \times 10^{-10} \times R_{ON}) / V_{IN} \quad (18)$$

The inverse relationship of  $t_{ON}$  and  $V_{IN}$  gives a nearly constant switching frequency as  $V_{IN}$  is varied.  $R_{ON}$  must be selected such that the on-time at maximum  $V_{IN}$  is greater than 150 ns. The on-timer has a limiter to ensure a minimum of 150 ns for  $t_{ON}$ . This limits the maximum operating frequency, which is governed by [方程式 19](#).

$$f_{SW(MAX)} = V_O / (V_{IN(MAX)} \times 150 \text{ ns}) \quad (19)$$

This equation can be used to select  $R_{ON}$  if a certain operating frequency is desired so long as the minimum on-time of 150 ns is observed. The limit for  $R_{ON}$  can be calculated as follows:

$$R_{ON} \geq V_{IN(MAX)} \times 150 \text{ nsec} / (1.3 \times 10^{-10}) \quad (20)$$

If  $R_{ON}$  calculated in 方程式 17 is less than the minimum value determined in 方程式 20, a lower frequency should be selected. Alternatively,  $V_{IN(MAX)}$  can also be limited to keep the frequency unchanged.

Additionally, the minimum off-time of 260 ns (typical) limits the maximum duty ratio. Larger  $R_{ON}$  (lower  $F_{SW}$ ) must be selected in any application requiring large duty ratio.

#### 8.2.2.1.6.1 Discontinuous Conduction and Continuous Conduction Mode Selection

Operating frequency in DCM can be calculated as follows:

$$f_{SW(DCM)} \cong V_O \times (V_{IN} - 1) \times 10 \mu H \times 1.18 \times 10^{20} \times I_O / (V_{IN} - V_O) \times R_{ON}^2 \quad (21)$$

In CCM, current flows through the inductor through the entire switching cycle and never falls to zero during the off-time. The switching frequency remains relatively constant with load current and line voltage variations. The CCM operating frequency can be calculated using 方程式 16.

The approximate formula for determining the DCM/CCM boundary is as follows:

$$I_{DCB} \cong V_O \times (V_{IN} - V_O) / (2 \times 10 \mu H \times f_{SW(CCM)} \times V_{IN}) \quad (22)$$

The inductor internal to the module is 10  $\mu H$ . This value was chosen as a good balance between low and high input voltage applications. The main parameter affected by the inductor is the amplitude of the inductor ripple current ( $I_{LR}$ ).  $I_{LR}$  can be calculated with:

$$I_{LR P-P} = V_O \times (V_{IN} - V_O) / (10 \mu H \times f_{SW} \times V_{IN}) \quad (23)$$

where

- $V_{IN}$  is the maximum input voltage and  $f_{SW}$  is determined from 方程式 16

If the output current,  $I_O$ , is determined by assuming that  $I_O = I_L$ , the higher and lower peak of  $I_{LR}$  can be determined. Be aware that the lower peak of  $I_{LR}$  must be positive if CCM operation is required.

### 8.2.3 Application Curve




图 8-2. Efficiency  $V_{OUT} = 9.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

## 9 Power Supply Recommendations

The TPSM13604 device is designed to operate from an input voltage supply range between 5 V and 36 V. This input supply must be well-regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the TPSM13604 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is more than a few inches from the TPSM13604, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 47-  $\mu$ F or 100-  $\mu$ F electrolytic capacitor is a typical choice.



## 10 Layout

### 10.1 Layout Guidelines

PCB layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage drop in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability. Good layout can be implemented by following a few simple design rules.

#### 1. Minimize the area of switched current loops.

From an EMI reduction standpoint, it is imperative to minimize the high di/dt paths during PCB layout. The high current loops that do not overlap have high di/dt content that cause observable high frequency noise on the output pin if the input capacitor ( $C_{IN1}$ ) is placed at a distance away from the TPSM13604. Therefore, place  $C_{IN1}$  as close as possible to the TPSM13604 VIN and GND exposed pad. This minimizes the high di/dt area and reduce radiated EMI. Additionally, grounding for both the input and output capacitor must consist of a localized top-side plane that connects to the GND exposed pad (EP).

#### 2. Have a single point ground.

The ground connections for the feedback, soft start, and enable components should be routed to the GND pin of the device. This prevents any switched or load currents from flowing in the analog ground traces. If not properly handled, poor grounding can result in degraded load regulation or erratic output voltage ripple behavior. Provide the single point ground connection from pin 4 to EP.

#### 3. Minimize trace length to the FB pin.

Both feedback resistors,  $R_{FBT}$  and  $R_{FBB}$ , and the feedforward capacitor,  $C_{FF}$ , must be close to the FB pin. Since the FB node is high impedance, maintain the copper area as small as possible. The trace are from  $R_{FBT}$ ,  $R_{FBB}$ , and  $C_{FF}$  must be routed away from the body of the TPSM13604 to minimize noise.

#### 4. Make input and output bus connections as wide as possible.

This reduces any voltage drops on the input or output of the converter and maximizes efficiency. To optimize voltage accuracy at the load, ensure that a separate feedback voltage sense trace is made to the load. Doing so corrects for voltage drops and provide optimum output accuracy.

#### 5. Provide adequate device heat-sinking.

Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has a plurality of copper layers, these thermal vias can also be employed to make connection to inner layer heat-spreading ground planes. For best results use a 6 × 6 via array with minimum via diameter of 8 mils thermal vias spaced 59 mils (1.5 mm). Ensure enough copper area is used for heat-sinking to keep the junction temperature below 125°C.

#### 10.1.1 Power Module SMT Guidelines

The following recommendations are for a standard module surface mount assembly:

- Land Pattern – Follow the PCB land pattern with either soldermask defined or non-soldermask defined pads.
- Stencil Aperture
  - For the exposed die attach pad (DAP), adjust the stencil for approximately 80% coverage of the PCB land pattern.
  - For all other I/O pads, use a 1:1 ratio between the aperture and the land pattern recommendation.
- Solder Paste – Use a standard SAC Alloy such as SAC 305, type 3 or higher.
- Stencil Thickness – 0.125 mm to 0.15 mm
- Reflow – Refer to solder paste supplier recommendation and optimized per board size and density.
- Refer to AN [Design Summary LMZ1xxx and LMZ2xxx Power Modules Family](#) for reflow information.
- Maximum number of reflows allowed is one.




图 10-1. Sample Reflow Profile

表 10-1. Sample Reflow Profile Table

PROBE	MAX TEMP (°C)	REACHED MAX TEMP	TIME ABOVE 235°C	REACHED 235°C	TIME ABOVE 245°C	REACHED 245°C	TIME ABOVE 260°C	REACHED 260°C
1	242.5	6.58	0.49	6.39	0	–	0	–
2	242.5	7.1	0.55	6.31	0	7.1	0	–
3	241	7.09	0.42	6.44	0	–	0	–

## 10.2 Layout Example




图 10-2. Minimize Area of Current Loops in Buck Module




图 10-3. PCB Layout Guide

### 10.2.1 Power Dissipation and Board Thermal Requirements

For a design case of  $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 9.5\text{ V}$ ,  $I_{OUT} = 4\text{ A}$ ,  $T_A (\text{MAX}) = 50^\circ\text{C}$ ,  $T_{JUNCTION} = 125^\circ\text{C}$ , and continuous operation, the device must see a maximum junction-to-ambient thermal resistance of:

$$R_{\theta JA-MAX} < (T_{J-MAX} - T_{A(MAX)}) / P_D \quad (24)$$

This  $R_{\theta JA-MAX}$  ensures that the junction temperature of the regulator under continuous operation does not exceed  $T_{J-MAX}$  in the particular application ambient temperature.

To calculate the required  $R_{\theta JA-MAX}$ , you need to get an estimate for the power losses in the IC. 图 10-4 is taken from the *Typical Characteristics* and shows the power dissipation of the TPSM13604 for  $V_{OUT} = 9.5\text{ V}$ .




图 10-4. Power Dissipation  $V_{OUT} = 9.5\text{ V}$

Using the 50°C  $T_A$  power dissipation data as a conservative starting point, the power dissipation  $P_D$  for  $V_{IN} = 12$  V and  $V_{OUT} = 9.5$  V is estimated to be 4.85 W under continuous operation. The necessary  $R_{\theta JA-MAX}$  can now be calculated.

$$R_{\theta JA-MAX} < (125^{\circ}\text{C} - 50^{\circ}\text{C}) / 4.85\text{W} \quad (25)$$

$$R_{\theta JA-MAX} < 15.5^{\circ}\text{C/W} \quad (26)$$

To achieve this thermal resistance, the PCB is required to dissipate the heat effectively. The area of the PCB has a direct effect on the overall junction-to-ambient thermal resistance. To estimate the necessary copper area, refer to 图 10-5. This graph is taken from the 节 6.6 (图 6-12) and shows how the  $R_{\theta JA}$  varies with the PCB area.




图 10-5. Package Thermal Resistance  $R_{\theta JA}$  4-Layer PCB with 1-oz Copper

For  $R_{\theta JA-MAX} < 15.5^{\circ}\text{C/W}$  and only natural convection (that is, no air flow), the PCB area must be at least 52 cm<sup>2</sup>. This corresponds to a square board with 7.25-cm × 7.25-cm (2.85 in × 2.85 in) copper area, four layers, and 1-oz copper thickness. Higher copper thickness further improves the overall thermal performance. As a reference, the evaluation board has 2-oz copper on the top and bottom layers, achieving  $R_{\theta JA}$  of 14.9°C/W for the same board area. Note thermal vias must be placed under the IC package to easily transfer heat from the top layer of the PCB to the inner layers and the bottom layer. For more guidelines and insight on PCB copper area, thermal vias placement, and general thermal design practices, see the application note [AN-2020 Thermal Design By Insight, Not Hindsight](#).

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

- [AN-2027 Inverting Application for the LMZ14203 SIMPLE SWITCHER Power Module, SNVA425](#)
- [Evaluation Board Application Note AN-2024, SNVA422](#)
- [AN-2026 Effect of PCB Design on Thermal Performance of SIMPLE SWITCHER Power Modules, SNVA424](#)
- [AN-2020 Thermal Design By Insight, Not Hindsight, SNVA419](#)
- [AN Design Summary LMZ1xxx and LMZ2xxx Power Modules Family, SNAA214](#)

### 11.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.4 支持资源

**TI E2E™ 支持论坛** 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

### 11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 11.6 术语表

**TI 术语表** 本术语表列出并解释了术语、首字母缩略词和定义。

### 11.7 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPSM13604HNDWR	ACTIVE	TO-PMOD	NDW	7	500	RoHS & Green	SN	Level-3-245C-168 HR	-40 to 125	TPSM13604 HNDW	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM13604HNDWR	TO-PMOD	NDW	7	500	330.0	24.4	10.6	14.22	5.0	16.0	24.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM13604HNDWR	TO-PMOD	NDW	7	500	367.0	367.0	45.0





## 重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2021 德州仪器半导体技术（上海）有限公司