



TPS61089x 采用 2.0mm x 2.5mm VQFN 封装的 12.6V、7A 全集成同步 升压转换器

1 特性

- 输入电压范围：2.7V 至 12V
- 输出电压范围：4.5V 至 12.6V
- 效率高达 90% ($V_{IN} = 3.3V$ 、 $V_{OUT} = 9V$ 且 $I_{OUT} = 2A$ 时)
- 针对高脉冲电流的电阻可编程峰值电流限值高达 10A
- 可调节开关频率范围：200kHz 至 2.2MHz
- 4ms 内置软启动时间
- 轻负载条件下的脉频调制 (PFM) 工作模式 (TPS61089)
- 轻负载条件下的脉宽调制 (PWM) 工作模式 (TPS610891)
- 13.2V 内部输出过压保护
- 逐周期过流保护
- 热关断
- 2.00mm x 2.50mm 超薄型四方扁平无引线 (VQFN) HotRod 封装

2 应用

- 蓝牙™扬声器
- 快充移动电源
- 便携式销售点 (POS) 终端
- 电子香烟

3 说明

TPS61089x 代表 TPS61089 和 TPS610891。

TPS61089x 是一款全集成同步升压转换器，带有 19mΩ 主电源开关和 27mΩ 整流器开关。该器件可以为便携式设备提供高效率和小电源解决方案。

TPS61089x 具有 2.7V 至 12V 的宽输入电压范围，支持由单节或双节锂离子/聚合物电池供电的应用。

TPS61089x 具备 7A 持续开关电流能力，能够提供高达 12.6V 的输出电压。

TPS61089x 采用自适应恒定关断时间峰值电流控制拓扑结构调节输出电压。在中等到重负载条件下，TPS61089x 以 PWM 模式工作。在轻载条件下，TPS61089 以可提升效率的脉频调制 (PFM) 模式工作，而 TPS610891 仍以可避免因开关频率较低而引发应用问题的 PWM 模式工作。PWM 模式下的开关频率可在 200kHz 至 2.2MHz 范围内调节。TPS61089x 还内置 4ms 软启动功能和可调节开关电流峰值限制功能。此外，该器件还提供 13.2V 输出过压保护、逐周期过流保护和热关断保护。


TPS61089x 采用极其紧凑的 2.0mm x 2.5mm、11 引脚 VQFN 封装。

器件信息 (1)

| 部件号 | 封装 | 封装尺寸 (标称值) |
|-----------|-----------|-----------------|
| TPS61089x | VQFN (11) | 2.00mm x 2.50mm |

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

典型应用电路



Copyright © 2016, Texas Instruments Incorporated



目录

| | | | | | |
|----------|--|----------|-----------|---|-----------|
| 1 | 特性 | 1 | 8.4 | Device Functional Modes..... | 10 |
| 2 | 应用 | 1 | 9 | Application and Implementation | 12 |
| 3 | 说明 | 1 | 9.1 | Application Information..... | 12 |
| 4 | 修订历史记录 | 2 | 9.2 | Typical Application | 12 |
| 5 | Device Comparison Table | 3 | 10 | Power Supply Recommendations | 19 |
| 6 | Pin Configuration and Functions | 3 | 11 | Layout | 19 |
| 7 | Specifications | 4 | 11.1 | Layout Guidelines | 19 |
| 7.1 | Absolute Maximum Ratings | 4 | 11.2 | Layout Example | 19 |
| 7.2 | ESD Ratings..... | 4 | 11.3 | Thermal Considerations | 20 |
| 7.3 | Recommended Operating Conditions..... | 4 | 12 | 器件和文档支持 | 21 |
| 7.4 | Thermal Information | 4 | 12.1 | 器件支持 | 21 |
| 7.5 | Electrical Characteristics..... | 5 | 12.2 | 社区资源 | 21 |
| 7.6 | Typical Characteristics | 6 | 12.3 | 商标 | 21 |
| 8 | Detailed Description | 8 | 12.4 | 静电放电警告 | 21 |
| 8.1 | Overview | 8 | 12.5 | Glossary | 21 |
| 8.2 | Functional Block Diagram | 8 | 13 | 机械、封装和可订购信息 | 21 |
| 8.3 | Feature Description..... | 9 | | | |

4 修订历史记录

Changes from Original (November 2015) to Revision A

Page


| | |
|-------------------------------|----------|
| • 已更改 器件状态“产品预览”至“混合状态” | 1 |
|-------------------------------|----------|

5 Device Comparison Table

| PART NUMBER | OPERATION MODE AT LIGHT LOAD |
|-----------------------------|------------------------------|
| TPS61089RNR | PFM |
| TPS610891RNR ⁽¹⁾ | Forced PWM |

(1) Product Preview. Contact TI factory for more information.

6 Pin Configuration and Functions



Pin Functions

| PIN | | I/O | DESCRIPTION |
|------|--------|-----|--|
| NAME | NUMBER | | |
| FSW | 1 | I | The switching frequency is programmed by a resistor between this pin and the SW pin. |
| VCC | 2 | O | Output of the internal regulator. A ceramic capacitor of more than 1.0 μ F is required between this pin and ground. |
| FB | 3 | I | Output voltage feedback. |
| COMP | 4 | O | Output of the internal error amplifier, the loop compensation network should be connected between this pin and the GND pin. |
| GND | 5 | PWR | Ground |
| VOUT | 6 | PWR | Boost converter output |
| EN | 7 | I | Enable logic input. Logic high level enables the device. Logic low level disables the device and turns it into shutdown mode. |
| ILIM | 8 | O | Adjustable switching peak current limit. An external resistor should be connected between this pin and the GND pin. |
| VIN | 9 | I | IC power supply input |
| BOOT | 10 | O | Power supply for high-side MOSFET gate driver. A capacitor must be connected between this pin and the SW pin |
| SW | 11 | PWR | The switching node pin of the converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET. |

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) ⁽¹⁾

| | | MIN | MAX | UNIT |
|--|--------------------|------|--------|------|
| Voltage at terminals ⁽²⁾ | BOOT | –0.3 | SW + 7 | V |
| | VIN, SW, FSW, VOUT | –0.3 | 14.5 | |
| | EN, VCC, COMP | –0.3 | 7 | |
| | ILIM, FB | –0.3 | 3.6 | |
| Operating junction temperature, T _J | | –40 | 150 | °C |
| Storage temperature, T _{stg} | | –65 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | V |
| | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | ±500 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|------------------|-------------------------------------|------|-----|------|------|
| V _{IN} | Input voltage range | 2.7 | | 12 | V |
| V _{OUT} | Output voltage range | 4.5 | | 12.6 | V |
| L | Inductance, effective value | 0.47 | 2.2 | 10 | μH |
| C _{IN} | Input capacitance, effective value | 10 | | | μF |
| C _O | Output capacitance, effective value | 10 | 47 | 1000 | μF |
| T _J | Operating junction temperature | –40 | | 125 | °C |

7.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | TPS61089x | UNIT |
|--------------------------------------|---|------------|------|
| | | RNR (VQFN) | |
| | | 11 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 53.4 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 59.2 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 9.6 | °C/W |
| ψ _{JT} | Junction-to-top characterization parameter | 0.5 | °C/W |
| ψ _{JB} | Junction-to-board characterization parameter | 9.5 | °C/W |
| R _{θJC(bot)} | Junction-to-case (bottom) thermal resistance | 0.7 | °C/W |
| R _{θJA(EVM)} ⁽²⁾ | Junction-to-ambient thermal resistance on EVM | 39.2 | °C/W |

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The EVM board is a 4-layer PCB of 76-mm x 52-mm size. The copper thickness of top layer and bottom layer is 2 oz. The copper thickness of inner layers is 1 oz.

7.5 Electrical Characteristics

$V_{IN} = 2.7\text{ V to }5.5\text{ V}$, $V_{OUT} = 9\text{ V}$, $T_J = -40^\circ\text{C to }125^\circ\text{C}$. Typical values are at $T_J = 25^\circ\text{C}$, unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|---|--|-------|-------|-------|------------------|
| POWER SUPPLY | | | | | | |
| V_{IN} | Input voltage range | | 2.7 | | 12 | V |
| V_{IN_UVLO} | Input voltage undervoltage lockout (UVLO) threshold | V_{IN} rising | | | 2.7 | V |
| | | V_{IN} falling | | 2.4 | 2.5 | V |
| V_{IN_HYS} | VIN UVLO hysteresis | | | 200 | | mV |
| V_{CC} | VCC regulation voltage | $I_{CC} = 2\text{ mA}$, $V_{IN} = 8\text{ V}$ | | 5.8 | | V |
| V_{CC_UVLO} | VCC UVLO threshold | V_{CC} falling | | 2.1 | | V |
| I_Q | Quiescent current into VIN pin | IC enabled, No load, $V_{IN} = 2.7\text{ V to }5.5\text{ V}$, $V_{FB} = 1.3\text{ V}$, $V_{OUT} = 12\text{ V}$, $T_J \leq 85^\circ\text{C}$ | | 1 | 3 | μA |
| | Quiescent current into VOUT pin | IC enabled, No load, $V_{IN} = 2.7\text{ V to }5.5\text{ V}$, $V_{FB} = 1.3\text{ V}$, $V_{OUT} = 12\text{ V}$, $T_J \leq 85^\circ\text{C}$ | | 100 | 180 | μA |
| I_{SD} | Shutdown current into VIN pin | IC disabled, $V_{IN} = 2.7\text{ V to }5.5\text{ V}$, $T_J \leq 85^\circ\text{C}$ | | 1 | 3 | μA |
| OUTPUT | | | | | | |
| V_{OUT} | Output voltage range | | 4.5 | | 12.6 | V |
| V_{REF} | Reference voltage at FB pin | PWM mode | 1.188 | 1.212 | 1.236 | V |
| | | PFM mode | | 1.224 | | V |
| I_{FB_LKG} | Leakage current into FB pin | $V_{FB} = 1.2\text{ V}$ | | | 100 | nA |
| V_{OVP} | Output overvoltage protection threshold | V_{OUT} rising | 12.7 | 13.2 | 13.6 | V |
| V_{OVP_HYS} | Output overvoltage protection hysteresis | V_{OUT} falling below V_{OVP} | | 0.25 | | V |
| t_{SS} | Soft startup time | $C_{OUT}(\text{effective}) = 47\text{ }\mu\text{F}$, $I_{OUT} = 0\text{ A}$ | 2 | 4 | 6 | ms |
| ERROR AMPLIFIER | | | | | | |
| I_{SINK} | COMP pin sink current | $V_{FB} = V_{REF} + 200\text{ mV}$, $V_{COMP} = 1.9\text{ V}$ | | 20 | | μA |
| I_{SOURCE} | COMP pin source current | $V_{FB} = V_{REF} - 200\text{ mV}$, $V_{COMP} = 1.9\text{ V}$ | | 20 | | μA |
| V_{CCLP_H} | High clamp voltage at the COMP pin | $V_{FB} = 1\text{ V}$, $R_{ILIM} = 127\text{ k}\Omega$ | | 2.3 | | V |
| V_{CCLP_L} | Low clamp voltage at the COMP pin | $V_{FB} = 1.4\text{ V}$, $R_{ILIM} = 127\text{ k}\Omega$ | | 1.4 | | V |
| G_{EA} | Error amplifier transconductance | $V_{COMP} = 1.9\text{ V}$ | | 190 | | μS |
| POWER SWITCH | | | | | | |
| $R_{DS(on)}$ | High-side MOSFET on-resistance | $V_{CC} = 6\text{ V}$ | | 27 | 44 | m Ω |
| | Low-side MOSFET on-resistance | $V_{CC} = 6\text{ V}$ | | 19 | 31 | m Ω |
| SWITCHING FREQUENCY | | | | | | |
| f_{SW} | Switching frequency | $R_{FSW} = 301\text{ k}\Omega$ | | 500 | | kHz |
| | | $R_{FSW} = 46.4\text{ k}\Omega$ | | 2000 | | kHz |
| t_{ON_min} | Minimum on time | $V_{CC} = 6\text{ V}$ | | 90 | 180 | ns |
| CURRENT LIMIT | | | | | | |
| I_{LIM} | Peak switch current limit, TPS61089 | $R_{ILIM} = 127\text{ k}\Omega$ | 7.3 | 8.1 | 8.9 | A |
| | | $R_{ILIM} = 100\text{ k}\Omega$ | 9.0 | 10 | 11 | A |
| V_{ILIM} | Internal reference voltage at ILIM pin | | | 1.212 | | V |
| EN LOGIC INPUT | | | | | | |
| V_{EN_H} | EN Logic high threshold | | | | 1.2 | V |
| V_{EN_L} | EN Logic Low threshold | | 0.4 | | | V |
| R_{EN} | EN pulldown resistor | | | 800 | | k Ω |
| PROTECTION | | | | | | |
| T_{SD} | Thermal shutdown threshold | T_J rising | | 150 | | $^\circ\text{C}$ |
| T_{SD_HYS} | Thermal shutdown hysteresis | T_J falling below T_{SD} | | 20 | | $^\circ\text{C}$ |

7.6 Typical Characteristics

$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 9\text{ V}$, $T_J = 25^\circ\text{C}$, unless otherwise noted




图 1. Load Efficiency with Different Input Voltage




图 2. Load Efficiency with Different Output Voltage




图 3. Switching Peak Current Limit Setting




图 4. Switching Frequency Setting




图 5. Reference Voltage vs Temperature




图 6. Quiescent Current vs Temperature

Typical Characteristics (接下页)

$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 9\text{ V}$, $T_J = 25^\circ\text{C}$, unless otherwise noted





图 7. Shutdown Current vs Temperature

8 Detailed Description

8.1 Overview

The TPS61089x is a synchronous boost converter integrating a 19-m Ω main power switch and a 27-m Ω rectifier switch with adjustable switch current up to 10A. It is capable to output continuous power more than 18W from input of a single cell Lithium-ion battery or two-cell Lithium-ion batteries in series. The TPS61089x operates at a quasi-constant frequency pulse-width modulation (PWM) at moderate to heavy load currents. At light load current, the TPS61089 operates in PFM mode and the TPS610891 operates in forced PWM (FPWM) mode. The PFM mode brings high efficiency over the entire load range, and the FPWM mode can avoid the acoustic noise and switching frequency interference at light load. The converter uses the constant off-time peak current mode control scheme, which provides excellent line and load transient response with minimal output capacitance. The external loop compensation brings flexibility to use different inductors and output capacitors. The TPS61089x supports adjustable switching frequency ranging from 200 kHz to 2.2 MHz. The device implements cycle-by-cycle current limit to protect the device from overload conditions during boost switching. The current limit is set by an external resistor.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Undervoltage Lockout (UVLO)

An under-voltage lockout (UVLO) circuit stops the operation of the converter when the input voltage drops below the typical UVLO threshold of 2.5 V. A hysteresis of 200 mV is added so that the device cannot be enabled again until the input voltage goes up to 2.7 V. This function is implemented in order to prevent malfunctioning of the device when the input voltage is between 2.5 V and 2.7 V.

8.3.2 Enable and Disable

When the input voltage is above maximal UVLO rising threshold of 2.7 V and the EN pin is pulled above the high threshold, the TPS61089x is enabled. When the EN pin is pulled below the low threshold, the TPS61089x goes into shutdown mode. The device stops switching in the shutdown mode and consumes less than 3-μA current. Because of the body diode of the high side rectifier FET, the input voltage goes through the body diode and appears at the VOUT pin at the shutdown mode.

8.3.3 Soft Start

The TPS61089x implements the soft start function to reduce the inrush current during startup. The TPS61089x begins soft start when the EN pin is pulled to logic high voltage. The soft start time is typically 4 ms.

8.3.4 Adjustable Switching Frequency

The TPS61089x features a wide adjustable switching frequency ranging from 200 kHz to 2.2 MHz. The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the TPS61089x. Do not leave the FSW pin open. Use [公式 1](#) to calculate the resistor value required for a desired frequency.

$$R_{FREQ} = \frac{4 \times \left(\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}} \right)}{C_{FREQ}}$$

where

- R_{FREQ} is the resistance connected between the FSW pin and the SW pin.
- $C_{FREQ} = 24$ pF
- f_{SW} is the desired switching frequency.
- $t_{DELAY} = 86$ ns
- V_{IN} is the input voltage.
- V_{OUT} is the output voltage.

(1)

8.3.5 Adjustable Peak Current Limit

To avoid an accidental large peak current, an internal cycle-by-cycle current limit is adopted. The low-side switch turns off immediately as long as the peak switch current touches the limit. The peak inductor current can be set by selecting the correct external resistor value correlating with the required current limit. Use [公式 2](#) to calculate the correct resistor value for the TPS61089.

$$I_{LIM} = \frac{1030000}{R_{ILIM}}$$

where

- R_{ILIM} is the resistance connected between the ILIM pin and ground.
- I_{LIM} is the switch peak current limit.

(2)

For a typical current limit of 8 A, the resistor value is 127 kΩ for the TPS61089.

8.3.6 Overvoltage Protection

If the output voltage at the VOUT pin is detected above over-voltage protection threshold of 13.2 V (typical value), the TPS61089x stops switching immediately until the voltage at the VOUT pin drops the hysteresis voltage lower than the output over-voltage protection threshold. This function prevents over-voltage on the output and secures the circuits connected to the output from excessive overvoltage.

Feature Description (接下页)

8.3.7 Thermal Shutdown

A thermal shutdown is implemented to prevent damage due to excessive heat and power dissipation. Typically, the thermal shutdown happens at the junction temperature of 150°C. When the thermal shutdown is triggered, the device stops switching until the junction temperature falls below typically 130°C, then the device starts switching again.

8.4 Device Functional Modes

8.4.1 Operation

The synchronous boost converter TPS61089x operates at a quasi-constant frequency pulse width modulation (PWM) in moderate to heavy load condition. Based on the V_{IN} to V_{OUT} ratio, a circuit predicts the required off-time of the switching cycle. At the beginning of each switching cycle, the low-side N-MOSFET switch, shown in [Functional Block Diagram](#), is turned on, and the inductor current ramps up to a peak current that is determined by the output of the internal error amplifier. After the peak current is reached, the current comparator trips, and it turns off the low-side N-MOSFET switch and the inductor current goes through the body diode of the high-side N-MOSFET in a dead-time duration. After the dead-time duration, the high-side N-MOSFET switch is turned on. Because the output voltage is higher than the input voltage, the inductor current decreases. The high-side switch is not turned off until the fixed off-time is reached. After a short dead-time duration, the low-side switch is turned on again and the switching cycle is repeated.

In light load condition, the TPS61089 implements PFM mode for applications requiring high efficiency at light load. And the TPS610891 implements forced PWM mode for applications requiring fixed switching frequency to avoid unexpected switching noise interference.

8.4.1.1 Forced PWM Mode

In the forced PWM mode, the TPS610891 keeps the switching frequency unchanged in light load condition. When the load current decreases, the output of the internal error amplifier decreases as well to keep the inductor peak current down, delivering less power from input to output. When the output current further reduces, the current through the inductor will decrease to zero during the off-time. The high-side N-MOSFET is not turned off even if the current through the MOSFET is zero. Thus, the inductor current changes its direction after it runs to zero. The power flow is from output side to input side. The efficiency will be low in this mode. But with the fixed switching frequency, there is no audible noise and other problems which might be caused by low switching frequency in light load condition.

8.4.1.2 PFM Mode

The TPS61089 improves the efficiency at light load with the PFM mode. When the converter operates in light load condition, the output of the internal error amplifier decreases to make the inductor peak current down, delivering less power to the load. When the output current further reduces, the current through the inductor will decrease to zero during the off-time. Once the current through the high side N-MOSFET is zero, the high-side MOSFET is turned off until the beginning of the next switching cycle. When the output of the error amplifier continuously goes down and reaches a threshold with respect to the peak current of $I_{LIM} / 10$, the output of the error amplifier is clamped at this value and does not decrease any more. If the load current is smaller than what the TPS61089 delivers, the output voltage increases above the nominal setting output voltage. The TPS61089 extends its off time of the switching period to deliver less energy to the output and regulate the output voltage to 1.0% higher than the nominal setting voltage. With the PFM operation mode, the TPS61089 keeps the efficiency above 70% even when the load current decreases to 1 mA. At light load, the output voltage ripple is much smaller due to low peak inductor current. Refer to [图 8](#).

Device Functional Modes (接下页)




图 8. Output Voltage in PWM Mode and PFM Mode

9.2.2 Detailed Design Procedure

9.2.2.1 Setting Switching Frequency

The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the TPS61089x. The resistor value required for a desired frequency can be calculated using 公式 3.

$$R_{FREQ} = \frac{4 \times \left(\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}} \right)}{C_{FREQ}}$$

where

- R_{FREQ} is the resistance connected between the FSW pin and the SW pin.
- $C_{FREQ} = 24 \text{ pF}$
- f_{SW} is the desired switching frequency.
- $t_{DELAY} = 86 \text{ ns}$
- V_{IN} is the input voltage.
- V_{OUT} is the output voltage.

(3)

9.2.2.2 Setting Peak Current Limit

The peak input current is set by selecting the correct external resistor value correlating to the required current limit. Use 公式 4 to calculate the correct resistor value:

$$I_{LIM} = \frac{1030000}{R_{ILIM}}$$

where

- R_{ILIM} is the resistance connected between the ILIM pin and ground.
- I_{LIM} is the switching peak current limit.

(4)

For a typical current limit of 8 A, the resistor value is 127 kΩ. Considering the device variation and the tolerance over temperature, the minimum current limit at the worst case can be 0.8 A lower than the value calculated by 公式 4. The minimum current limit must be higher than the required peak switch current at the lowest input voltage and the highest output power to make sure the TPS61089x does not hit the current limit and still can regulate the output voltage in these conditions.

9.2.2.3 Setting Output Voltage

The output voltage is set by an external resistor divider (R_1 , R_2 in the 图 9). Typically, a minimum current of 10 μA flowing through the feedback divider gives good accuracy and noise covering. A resistor of less than 120 kΩ is typically selected for low-side resistor R_2 .

When the output voltage is regulated, the typical voltage at the FB pin is V_{REF} . Thus the value of R_1 is calculated as:

$$R_1 = \frac{(V_{OUT} - V_{REF}) \times R_2}{V_{REF}} \quad (5)$$

9.2.2.4 Inductor Selection

Because the selection of the inductor affects the power supply's steady state operation, transient behavior, loop stability, and boost converter efficiency, the inductor is the most important component in switching power regulator design. Three most important specifications to the performance of the inductor are the inductor value, DC resistance, and saturation current.

The TPS61089x is designed to work with inductor values between 0.47 μH and 10 μH. A 0.47-μH inductor is typically available in a smaller or lower-profile package, while a 10-μH inductor produces lower inductor current ripple. If the boost output current is limited by the peak current protection of the IC, using a 10-μH inductor can maximize the controller's output current capability.

Inductor values can have $\pm 20\%$ or even $\pm 30\%$ tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, make sure its rated current, especially the saturation current, is larger than its peak current during the operation.

Follow 公式 6 到 公式 8 to calculate the peak current of the inductor. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To leave enough design margin, TI recommends using the minimum switching frequency, the inductor value with -30% tolerance, and a low-power conversion efficiency for the calculation.

In a boost regulator, calculate the inductor DC current as in 公式 6 .

$$I_{DC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$

where

- V_{OUT} is the output voltage of the boost regulator.
- I_{OUT} is the output current of the boost regulator.
- V_{IN} is the input voltage of the boost regulator.
- η is the power conversion efficiency.

(6)

Calculate the inductor current peak-to-peak ripple as in 公式 7.

$$I_{PP} = \frac{1}{L \times \left(\frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}} \right) \times f_{SW}}$$

where

- I_{PP} is the inductor peak-to-peak ripple.
- L is the inductor value.
- f_{SW} is the switching frequency.
- V_{OUT} is the output voltage.
- V_{IN} is the input voltage.

(7)

Therefore, the peak current, I_{Lpeak} , seen by the inductor is calculated with 公式 8.

$$I_{Lpeak} = I_{DC} + \frac{I_{PP}}{2}$$

(8)

Set the current limit of the TPS61089x higher than the peak current I_{Lpeak} . Then select the inductor with saturation current higher than the setting current limit.

Boost converter efficiency is dependent on the resistance of its current path, the switching loss associated with the switching MOSFETs, and the inductor's core loss. The TPS61089x has optimized the internal switch resistance. However, the overall efficiency is affected significantly by the inductor's DC resistance (DCR), equivalent series resistance (ESR) at the switching frequency, and the core loss. Core loss is related to the core material and different inductors have different core loss. For a certain inductor, larger current ripple generates higher DCR and ESR conduction losses and higher core loss. Usually, a data sheet of an inductor does not provide the ESR and core loss information. If needed, consult the inductor vendor for detailed information. Generally, TI would recommend an inductor with lower DCR and ESR. However, there is a tradeoff among the inductor's inductance, DCR and ESR resistance, and its footprint. Furthermore, shielded inductors typically have higher DCR than unshielded inductors. 表 2 lists recommended inductors for the TPS61089x. Verify whether the recommended inductor can support the user's target application with the previous calculations and bench evaluation. In this application, the Sumida's inductor CDMC8D28NP-1R8MC is selected for its small size and low DCR.

表 2. Recommended Inductors

| PART NUMBER | L (μH) | DCR MAX (mΩ) | SATURATION CURRENT / HEAT RATING CURRENT (A) | SIZE MAX (L × W × H mm) | VENDOR |
|------------------|--------|--------------|---|----------------------------|------------------|
| CDMC8D28NP-1R8MC | 1.8 | 12.6 | 9.4 / 9.3 | 9.5 × 8.7 × 3.0 | Sumida |
| 744311150 | 1.5 | 7.2 | 14.0 / 11.0 | 7.3 × 7.2 × 4.0 | Würth-Elektronik |
| 744311220 | 2.2 | 12.5 | 13.0 / 9.0 | 7.3 × 7.2 × 4.0 | Würth-Elektronik |
| PIMB103T-2R2MS | 2.2 | 9.0 | 16 / 13 | 11.2 × 10.3 × 3.0 | Cyntec |
| PIMB065T-2R2MS | 2.2 | 12.5 | 12 / 10.5 | 7.4 × 6.8 × 5.0 | Cyntec |

9.2.2.5 Input Capacitor Selection

For good input voltage filtering, TI recommends low-ESR ceramic capacitors. The VIN pin is the power supply for the TPS61089x. A 0.1-μF ceramic bypass capacitor is recommended as close as possible to the VIN pin of the TPS61089x. The VCC pin is the output of the internal LDO. A ceramic capacitor of more than 1.0 μF is required at the VCC pin to get a stable operation of the LDO.

For the power stage, because of the inductor current ripple, the input voltage changes if there is parasitic inductance and resistance between the power supply and the inductor. It is recommended to have enough input capacitance to make the input voltage ripple less than 100mV. Generally, 10-μF input capacitance is sufficient for most applications.

注

DC bias effect: High-capacitance ceramic capacitors have a DC bias effect, which has a strong influence on the final effective capacitance. Therefore, the right capacitor value must be chosen carefully. The differences between the rated capacitor value and the effective capacitance result from package size and voltage rating in combination with material. A 10-V rated 0805 capacitor with 10 μF can have an effective capacitance of less 5 μF at an output voltage of 5 V.

9.2.2.6 Output Capacitor Selection

For small output voltage ripple, TI recommends a low-ESR output capacitor like a ceramic capacitor. Typically, three 22-μF ceramic output capacitors work for most applications. Higher capacitor values can be used to improve the load transient response. Take care when evaluating a capacitor's derating under DC bias. The bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. From the required output voltage ripple, use the following equations to calculate the minimum required effective capacitance C_O :

$$V_{\text{ripple_dis}} = \frac{(V_{\text{OUT}} - V_{\text{IN_MIN}}) \times I_{\text{OUT}}}{V_{\text{OUT}} \times f_{\text{SW}} \times C_O} \quad (9)$$

$$V_{\text{ripple_ESR}} = I_{\text{Lpeak}} \times R_{\text{ESR}}$$

where

- $V_{\text{ripple_dis}}$ is output voltage ripple caused by charging and discharging of the output capacitor.
- $V_{\text{ripple_ESR}}$ is output voltage ripple caused by ESR of the output capacitor.
- $V_{\text{IN_MIN}}$ is the minimum input voltage of boost converter.
- V_{OUT} is the output voltage.
- I_{OUT} is the output current.
- I_{Lpeak} is the peak current of the inductor.
- f_{SW} is the converter's switching frequency.
- R_{ESR} is the ESR of the output capacitors.

(10)

9.2.2.7 Loop Stability

The TPS61089x requires external compensation, which allows the loop response to be optimized for each application. The COMP pin is the output of the internal error amplifier. An external compensation network comprised of resistor R5, ceramic capacitors C5 and C6 is connected to the COMP pin.

The power stage small signal loop response of constant off time (COT) with peak current control can be modeled by 公式 11.

$$G_{PS}(S) = \frac{R_O \times (1-D)}{2 \times R_{sense}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{ESRZ}}\right) \left(1 - \frac{S}{2 \times \pi \times f_{RHPZ}}\right)}{1 + \frac{S}{2 \times \pi \times f_P}} \quad (11)$$

where

- D is the switching duty cycle
- R_O is the output load resistance.
- R_{sense} is the equivalent internal current sense resistor, which is 0.08 Ω .
- f_P is the pole's frequency
- f_{ESRZ} is the zero's frequency
- f_{RHPZ} is the right-half-plane-zero's frequency

The D, f_P , f_{ESRZ} and f_{RHPZ} can be calculated by following equations

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}} \quad (12)$$

where

- η is the power conversion efficiency

$$f_P = \frac{2}{2\pi \times R_O \times C_O} \quad (13)$$

where

- C_O is effective capacitance of the output capacitor.

$$f_{ESRZ} = \frac{1}{2\pi \times R_{ESR} \times C_O} \quad (14)$$

where

- R_{ESR} is the equivalent series resistance of the output capacitor.

$$f_{RHPZ} = \frac{R_O \times (1-D)^2}{2\pi \times L} \quad (15)$$

The COMP pin is the output of the internal transconductance amplifier. 公式 16 shows the small signal transfer function of compensation network.

$$G_C(S) = \frac{G_{EA} \times R_{EA} \times V_{REF}}{V_{OUT}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{COMZ}}\right)}{\left(1 + \frac{S}{2 \times \pi \times f_{COMP1}}\right) \left(1 + \frac{S}{2 \times \pi \times f_{COMP2}}\right)} \quad (16)$$

where

- G_{EA} is the amplifier's transconductance
- R_{EA} is the amplifier's output resistance
- V_{REF} is the reference voltage at the FB pin
- V_{OUT} is the output voltage
- f_{COMP1} , f_{COMP2} are the poles' frequency of the compensation network.
- f_{COMZ} is the zero's frequency of the compensation network.

The next step is to choose the loop crossover frequency, f_C . The higher in frequency that the loop gain stays above zero before crossing over, the faster the loop response is. It is generally accepted that the loop gain cross over no higher than the lower of either 1/10 of the switching frequency, f_{SW} , or 1/5 of the RHPZ frequency, f_{RHPZ} .

At the crossover frequency, the loop gain is 1. Thus the value of R5 can be calculated by 公式 17, Then set the values of C5 and C6 (in 图 9) by 公式 18 and 公式 19.

$$R5 = \frac{2\pi \times V_{OUT} \times R_{sense} \times f_C \times C_O}{(1-D) \times V_{REF} \times G_{EA}}$$

where

- f_C is the selected crossover frequency.

(17)

The value of C5 can be set by 公式 18.

$$C5 = \frac{R_O \times C_O}{2R5}$$

(18)

The value of C6 can be set by 公式 19.

$$C6 = \frac{R_{ESR} \times C_O}{R5}$$

(19)

If the calculated value of C6 is less than 10 pF, it can be left open.

Designing the loop for greater than 45° of phase margin and greater than 10-dB gain margin eliminates output voltage ringing during the line and load transient.

9.2.3 Application Curves




图 10. Switching Waveforms in CCM




图 11. Switching Waveforms in DCM




图 12. Switching Waveforms in PFM Mode







图 13. Startup Waveforms

TPS61089, TPS610891

ZHCSF69A –NOVEMBER 2015–REVISED APRIL 2016

www.ti.com.cn



10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.7 V to 12 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A typical choice is an electrolytic or tantalum capacitor with a value of 47 μ F.

11 Layout

11.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If layout is not carefully done, the regulator could suffer from instability and noise problems. To maximize efficiency, switching rise time and fall time are very fast. To prevent radiation of high-frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling. The input capacitor needs to be close to the VIN pin and GND pin in order to reduce the input supply current ripple.

The most critical current path for all boost converters is from the switching FET, through the rectifier FET, then the output capacitors, and back to ground of the switching FET. This high current path contains nanosecond rise time and fall time, and should be kept as short as possible. Therefore, the output capacitor needs not only to be close to the VOUT pin, but also to the GND pin to reduce the overshoot at the SW pin and VOUT pin.

11.2 Layout Example




图 17. Layout Example

11.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using 公式 20.

$$P_{D(max)} = \frac{125 - T_A}{R_{\theta JA}}$$

where

- T_A is the maximum ambient temperature for the application.
- $R_{\theta JA}$ is the junction-to-ambient thermal resistance given in the *Thermal Information* table. (20)

The TPS61089x comes in a thermally-enhanced VQFN package. The pads underneath the package improve the thermal capabilities of the package. The real junction-to-ambient thermal resistance of the package greatly depends on the PCB type, layout, and pad connection. Using thick PCB copper and soldering the SW pin, VOUT pin and GND pin to large copper plate enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.

12 器件和文档支持

12.1 器件支持

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 商标

E2E is a trademark of Texas Instruments.

蓝牙 is a trademark of Bluetooth SIG.

All other trademarks are the property of their respective owners.

12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务 的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及其应用中使用的 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

| | 产品 | | 应用 |
|---------------|--|--------------|--|
| 数字音频 | www.ti.com.cn/audio | 通信与电信 | www.ti.com.cn/telecom |
| 放大器和线性器件 | www.ti.com.cn/amplifiers | 计算机及周边 | www.ti.com.cn/computer |
| 数据转换器 | www.ti.com.cn/dataconverters | 消费电子 | www.ti.com.cn/consumer-apps |
| DLP® 产品 | www.dlp.com | 能源 | www.ti.com.cn/energy |
| DSP - 数字信号处理器 | www.ti.com.cn/dsp | 工业应用 | www.ti.com.cn/industrial |
| 时钟和计时器 | www.ti.com.cn/clockandtimers | 医疗电子 | www.ti.com.cn/medical |
| 接口 | www.ti.com.cn/interface | 安防应用 | www.ti.com.cn/security |
| 逻辑 | www.ti.com.cn/logic | 汽车电子 | www.ti.com.cn/automotive |
| 电源管理 | www.ti.com.cn/power | 视频和影像 | www.ti.com.cn/video |
| 微控制器 (MCU) | www.ti.com.cn/microcontrollers | | |
| RFID 系统 | www.ti.com.cn/rfidsys | | |
| OMAP应用处理器 | www.ti.com.cn/omap | | |
| 无线连通性 | www.ti.com.cn/wirelessconnectivity | 德州仪器在线技术支持社区 | www.deyisupport.com |

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122
Copyright © 2016, 德州仪器半导体技术(上海)有限公司

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| TPS61089RNRR | ACTIVE | VQFN-HR | RNR | 11 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ZGOI | Samples |
| TPS61089RNRT | ACTIVE | VQFN-HR | RNR | 11 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ZGOI | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPS61089RNRR | VQFN-HR | RNR | 11 | 3000 | 180.0 | 8.4 | 2.25 | 2.8 | 1.1 | 4.0 | 8.0 | Q2 |
| TPS61089RNRT | VQFN-HR | RNR | 11 | 250 | 180.0 | 8.4 | 2.25 | 2.8 | 1.1 | 4.0 | 8.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS61089RNRR | VQFN-HR | RNR | 11 | 3000 | 182.0 | 182.0 | 20.0 |
| TPS61089RNRT | VQFN-HR | RNR | 11 | 250 | 182.0 | 182.0 | 20.0 |



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4222143/A 08/2015


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.


RNR0011A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:25X



SOLDER MASK DETAILS

4222143/A 08/2015

NOTES: (continued)


3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

RNR0011A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.1 mm THICK STENCIL
 PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 PADS 5 & 6: 90% - PAD 11: 79%
 SCALE:30X

4222143/A 08/2015

NOTES: (continued)

5. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司