www.ti.com.cn

具有电源正常指示功能的微功耗,150mA超低压降CMOS电压稳压器

查询样品: LP3988-Q1

特性

- 符合汽车应用要求
- 具有下列结果的 AEC-Q100 测试指南:
 - 器件温度 1 级: -40°C 至 125°C 的环境运行温度范围
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 H2
 - 器件充电器件模型 (CDM) ESD 分类等级 C4B
- 小外形尺寸晶体管 (SOT)23-5 封装
- 电源正常标志输出
- 逻辑控制使能
- 与陶瓷电容器和高品质钽电容器一起工作时保持稳 定
- 快速接通
- 热关断和短路电流限制

应用范围

- 汽车用
- CDMA 手机
- 宽带 CDMA 手机
- GSM 手机
- 便携式信息设备
- 微型 3.3V ± 5% 至 2.85V, 150mA 转换器

说明

LP3988-Q1 是一款 150mA 低压降稳压器,此款稳压器被专门设计成满足便携式电池供电类应用的要求。 LP3988-Q1 与节省空间的,1μF 陶瓷电容器一同工作。 LP3988-Q1 特有一个指示故障输出情况的错误标志输出。


LP3988-Q1 的性能针对电池供电类系统进行了优化以 传送低噪声、极低压降电压和低静态电流。 稳压器接 地电流只是轻微地增加了压降,这样进一步延长了电池 使用寿命。

低频时电源抑制比好于 60dB,并且在 10kHz 时开始下降。 此器件将高电源抑制比保持在低水平,以降低到电池供电类电路的共同输入电压电平。

此器件是手机和相类似的电池供电类无线应用的理想选择。 它在由 2.5V 至 6V 输入电压供电时,可提供高达 150mA 的电流,在禁用模式中流耗少于 1μA,并且快速接通时间小于 200μs。

LP3988-Q1 采用 5 引脚 SOT-23 封装,额定运行温度范围为 -40°C 至 125°C,并且可提供 2.85V 输出电压。 请注意:对于其它电压选项,请与 TI 销售商取得联系。


Typical Application Circuit




ATA.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SOT-23-5 PACKAGE TOP VIEW



Pin Descriptions

Name	SOT-23	Function
V _{EN}	3	Enable Input Logic, Enable High
GND	2	Common Ground
V _{OUT}	5	Output Voltage of the LDO
V _{IN}	1	Input Voltage of the LDO
Power Good	4	Power Good Flag (output): open-drain output, connected to an external pull-up resistor. Active low indicates an output voltage out of tolerance condition.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

		VALUE		UNIT
		MIN	MAX	UNII
Voltage		-0.3	6.5	V
Power good	V _{OUT} , V _{EN}	-0.3 V to (V _{IN} + 0.3 V)	6	V
Junction temperature			150	ů
Storage Temperature		-65	150	ů
Power dissipation (1)	SOT-23-5		364	mW
ESD rating (2)	Human-body model (HBM) AEC-Q100 Classification Level H2		2	kV
ESD failing V	Charged-device model (CDM) AEC-Q100 Classification Level C4B		750	٧

⁽¹⁾ The Absolute Maximum power dissipation depends on the ambient temperature and can be calculated using the formula: $P_D = (T_J - T_A) / \theta_{JA}$, where T_J is the junction temperature, T_A is the ambient temperature, and T_A is the junction-to-ambient thermal resistance. The 364-mW rating appearing under *Absolute Maximum Ratings* for the SOT-23-5 package results from substituting the absolute-maximum junction temperature, 150°C, for T_A , 70°C for T_A , and 175°C/W for T_A . More power can be dissipated safely at ambient temperatures below 70°C. Less power can be dissipated safely at ambient temperatures above 70°C. The absolute-maximum power dissipation can be increased by 4.5 mW for each degree below 70°C, and it must be derated by 4.5 mW for each degree above 70°C.

(2) The human-body model is 100 pF discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.

Recommended Operating Conditions⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
$V_{IN}^{(2)}$	2.5	6	V
V _{OUT} , V _{EN}	0	V_{IN}	V
Operating temperature	-40	125	°C

(1) All voltages are with respect to the potential at the GND pin.

(2) The minimum V_{IN} depends on the device output option. For Vout_(NOM) < 2.5V, V_{IN(MIN)} will equal 2.5V. For Vout_(NOM) ≥ 2.5V, V_{IN(MIN)} will equal Vout_(NOM) + 200mV.

Thermal Information

	THERMAL METRIC ⁽¹⁾	SOT-23 Package	UNIT
	I HERIMAL METRIC	DBV-5	UNIT
θ_{JA}	Junction-to-ambient thermal resistance	175	°C/W
$\theta_{JC(top)}$	Junction-to-case (top) thermal resistance	78	°C/W
θ_{JB}	Junction-to-board thermal resistance	31.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	31.4	°C/W
$\theta_{JC(bottom)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.




Electrical Characteristics

Unless otherwise specified: V_{EN} = 1.8 V, V_{IN} = V_{OUT} + 0.5 V, C_{IN} = 1 μ F, I_{OUT} = 1 mA, C_{OUT} = 1 μ F. Typical values and limits appearing in standard typeface are for T_A = 25°C. Limits appearing in **boldface type** apply over the entire operating temperature range for operation, -40°C to 125°C. (1) (2)

				Limit		
Symbol	Parameter	Conditions	Min	Тур	Max	Units
	Output voltage tolerance	-40°C ≤ T _A ≤ 125°C, SOT-23-5	-2 - 3.5		2 3.5	% of V _{OUT(nom)}
ΔV _{OUT}	Line-regulation error	V _{IN} = V _{OUT (NOM)} + 0.5 V to 6 V	-0.15 - 0.2		0.15 0.2	%/V
	Load-regulation error (3)	I _{OUT} = 1 mA to 150 mA			0.005 0.007	%/mA
PSRR	Power-supply rejection ratio	$V_{IN} = V_{OUT(nom)} + 1 V,$ f = 1 kHz, $I_{OUT} = 50 \text{ mA (Figure 3)}$		65		dB
		V _{IN} = V _{OUT(nom)} + 1 V, f = 10 kHz, I _{OUT} = 50 mA (Figure 3)		45		
		$V_{EN} = 1.4 \text{ V}, I_{OUT} = 0 \text{ mA}$		85	120	
IQ	Quiescent current	$V_{EN} = 1.4 \text{ V}, I_{OUT} = 0 \text{ to } 150 \text{ mA}$		140	200	μΑ
		V _{EN} = 0.4V		0.003	1.0	
		I _{OUT} = 1 mA		1	5	
	Dropout Voltage (4)	I _{OUT} = 150 mA		80	115 150	mV
I _{SC}	Short Circuit Current Limit	See (5)		600		mA
e _n	Output Noise Voltage	$BW = 10 \text{ Hz to } 100 \text{ kHz},$ $C_{OUT} = 1 \mu\text{F}$		220		μVrms
0	0.44 0	Capacitance (6)	1		20	μF
C _{OUT}	Output Capacitor	ESR (6)	5		500	mΩ
_	Thermal Shutdown Temperature			160		°C
T _{SD}	Thermal Shutdown Hysteresis			20		°C
Enable Conti	rol Characteristics ⁽⁷⁾		·			
I _{EN}	Maximum Input Current at EN	V _{EN} = 0 and V _{IN} = 6 V			0.1	μA
V _{IL}	Logic Low Input threshold	V _{IN} = 2.5 V to 6 V			0.5	V
V _{IH}	Logic High Input threshold	V _{IN} = 2.5 V to 6 V	1.2			V
Power Good			<u>, </u>			
V _{THL} V _{THH}	Power Good Low threshold High Threshold	% of V _{OUT} (PG ON) Figure 2 % of V _{OUT} (PG OFF) Figure 2 ⁽⁸⁾	90 92	93 95	95 98	%
V _{OL}	PG Output Logic Low Voltage	$I_{PULL-UP} = 100 \mu A$, fault condition		0.02	0.1	V
I _{PGL}	PG Output Leakage Current	PG off, V _{PG} = 6 V		0.02		μA
t _{ON}	Power Good Turn On time, (4)	V _{IN} = 4.2V		10		μs
t _{OFF}	Power Good Turn Off time, (4)	V _{IN} = 4.2V		10		μs

- (1) All limits are specified. All electrical characteristics having room-temperature limits are tested during production with T_A = 25°C or correlated using Statistical Quality Control (SQC) methods. All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.
- The target output voltage, which is labeled $V_{OUT(nom)}$, is the desired voltage option. An increase in the load current results in a slight decrease in the output voltage and vice versa.
- Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value.
- Short-circuit current is measured on input supply line after pulling down V_{OUT} to 95% $V_{OUT(nom)}$. Specified by design. The capacitor tolerance should be $\pm 30\%$ or better over the full temperature range. The full range of operating conditions such as temperature, dc bias and even capacitor case size for the capacitor in the application should be considered during device selection to ensure this minimum capacitance specification is met. X7R capacitor types are recommended to meet the full device temperature range.
- Turnon time is time measured between the enable input just exceeding V_{IH} and the output voltage just reaching 95% of its nominal value.
- The low and high thresholds are generated together. Typically a 2.6% difference is seen between these thresholds.





*Power good pin pulled up to $\mathbf{V}_{\mathsf{OUT}}$ through an external pull-up resistor.

Figure 1. Power Good Flag Timing




Figure 2. Line Transient Response Input Perturbation






Figure 3. PSRR Input Perturbation




Typical Performance Characteristics


Unless otherwise specified, $C_{IN} = C_{OUT} = 1 \mu F$ ceramic, $V_{IN} = V_{OUT} + 0.2 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, enable pin is tied to V_{IN} .







POWER-GOOD RESPONSE TIME (LP3988-Q1-2.85) (flag pin pulled to V_{OUT} through a 100-k Ω resistor)



RIPPLE REJECTION RATIO (LM3988-2.85)





Figure 5.

POWER-GOOD RESPONSE TIME (LP3988-Q1-2.85) (flag pin pulled to V_{IN} through a 100-k Ω resistor)



LINE TRANSIENT RESPONSE (LP3988-Q1-2.85)




Figure 9.



Typical Performance Characteristics (continued)

Unless otherwise specified, $C_{IN} = C_{OUT} = 1 \mu F$ ceramic, $V_{IN} = V_{OUT} + 0.2 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$, enable pin is tied to V_{IN} .

LINE TRANSIENT RESPONSE (LP3988-Q1-2.85)

POWER-UP RESPONSE









Figure 10.













APPLICATION INFORMATION

EXTERNAL CAPACITORS

Like any low-dropout regulator, the LP3988-Q1 requires external capacitors for regulator stability. The LP3988-Q1 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

INPUT CAPACITOR

An input capacitance of $\approx 1 \mu F$ is required between the LP3988-Q1 input pin and ground (the amount of the capacitance may be increased without limit).

This capacitor must be located a distance of not more than 1 cm from the input pin and returned to a clean analog ground. Any good-quality ceramic, tantalum, or film capacitor may be used at the input.

Important: Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be specified by the manufacturer to have a surge-current rating sufficient for the application.

There are no requirements for the ESR on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance is \approx 1 μ F over the entire operating temperature range.

OUTPUT CAPACITOR

The LP3988-Q1 is designed specifically to work with very small ceramic output capacitors. A ceramic capacitor (dielectric types Z5U, Y5V or X7R) in the 1- μ F to 22- μ F range with a 5-m Ω to 500-m Ω ESR range is suitable in the LP3988-Q1 application circuit.

It may also be possible to use tantalum or film capacitors at the output, but these are not as attractive for reasons of size and cost (see the *CAPACITOR CHARACTERISTICS* section).

The output capacitor must meet the requirement for minimum amount of capacitance and also have an Equivalent Series Resistance (ESR) value which is within a stable range (5 m Ω to 500 m Ω).

NO-LOAD STABILITY

The LP3988-Q1 remains stable and in regulation with no external load. This is specially important in CMOS RAM keep-alive applications.

CAPACITOR CHARACTERISTICS

The LP3988-Q1 is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer: for capacitance values in the range of 1 μ F to 4.7 μ F, ceramic capacitors are the smallest, least expensive and have the lowest ESR values (which makes them best for eliminating high-frequency noise). The ESR of a typical 1- μ F ceramic capacitor is in the range of 20 m Ω to 40 m Ω , which easily meets the ESR requirement for stability by the LP3988-Q1.

The ceramic capacitor's capacitance can vary with temperature. Most large-value ceramic capacitors (≈ 2.2 µF) are manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25°C to 85°C.

A better choice for temperature coefficient in a ceramic capacitor is X7R, which holds the capacitance within ±15%.

Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1-µF to 4.7-µF range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent-size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

www.ti.com.cn

ON/OFF INPUT OPERATION

The LP3988-Q1 is turned off by pulling the V_{EN} pin low, and turned on by pulling it high. If this feature is not used, the V_{EN} pin should be tied to V_{IN} to keep the regulator output on at all time. To assure proper operation, the signal source used to drive the V_{EN} input must be able to swing above and below the specified turnon/turnoff voltage thresholds listed in the Electrical Characteristics section under V_{IL} and V_{IH} .

FAST ON-TIME

The LP3988-Q1 utilizes a speed-up circuit to ramp up the internal V_{REF} voltage to its final value to achieve a fast output turnon time.



REVISION HISTORY

Cł	Changes from Original (March 2013) to Revision A						
•	Deleted 其它电压,剩下的只用 2.5V	1					
•	Added TI 销售商对于额外电压的说明	1					
•	Changed θ _{JA} temp from 220°C/W to 175°C/W in <i>Absolute Maxium Ratings</i> table note	3					
•	Changed voltage in the title of the first two Typical Characteristics graphs (Ripple Rejection Ratio) from 2.6 to 2.85	6					
•	Changed LP3988Q to correct device name of LP3988-Q1	9					



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LP3988QMFX-2P85	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	RABQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Dec-2016

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP3988QMFX-2P85	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 20-Dec-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP3988QMFX-2P85	SOT-23	DBV	5	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司