

STEF12H60

Datasheet

60 A electronic fuse for 12 V DC rail



VFQFPN (5x5x0.95) 32L

Features

- 60 A continuous current
- Input voltage range from 5 to 18 V
- Adjustable current limit
- Input undervoltage lockout
- Integrated 0.85 mΩ power MOSFET
- Enable/disable pin
- Programmable turn-on time
- Accurate current monitor signal
- Precise temperature monitor
- Overcurrent and fault status flags
- Internal MOSFET diagnostic
- Thermal protection
- Thermal latch (STEF12H60) or auto-retry versions (STEF12H60A)
- QFN32-5x5 package
- Temperature range: -40 °C to 125 °C

Applications

- Server main eFuse
- Hot-swap boards
- High power 12 V rail protection

Description

The STEF12H60 is a 60 A integrated electronic fuse optimized for monitoring the output current and the input voltage, over the 12 V DC power lines.

When connected in series to the main power rail, it is able to detect and react to overcurrent conditions. When an overload condition occurs, the device limits the output current to a safe value defined by the user.

A precise current monitor signal provides continuous information about the load current to the system controller IC.

Similarly, a precise temperature sensor generates a monitor signal that permits the system controller to keep the device power dissipation under control.

Turn-on time is programmable, which helps control the inrush current during start-up operations.

The device also embeds the undervoltage lock-out feature, self-diagnostic and absolute thermal protection.

Product status	link

STEF12H60

1 Diagram

57



Figure 1. Block diagram

2 Pin configuration

Figure 2. Pin connection (top view)



Table 1. Pin configuration

Pin #	Symbol	Function
25-32	V _{OUT}	Output voltage of the eFuse. All pins must be connected together on the PCB
3	D_OC	Output pin, driven low if the current set-point is exceeded. It is a 5 V compliant open drain output
4	ON/PD	Enable/disable pin. This pin is internally pulled up. Pull this pin below the relevant threshold to shut down the chip. Pull it above threshold to enable the chip. This pin also commands the output pull-down resistance. A capacitor connected between this pin and GND can be used to increase the delay during startup.
5	GOK	Gate-OK output pin. It signals that a shutdown, which was not commanded by the enable pin, has happened. 5 V compliant open drain output, low when device is in a fault condition.
1	NC	Not internally connected. It can be connected to any potential.
6, 8	NC/reserved	These pins are reserved and must be left floating.
2	NC/reserved	This pin is reserved. If necessary, it can be connected to any potential up to $V_{IN}.$
7	V _{INF}	Input voltage for internal circuits. It is connected to V_{IN} through an R-C filter.
9-16	V _{IN}	Input voltage of the eFuse. All these pins must be connected together and to the exposed pad.
17	Gate	Gate pin of the internal MOSFET. This pin must be left floating or it can be bypassed to GND through an external R-C filter, to minimize the risk of oscillation in case of very small C_{OUT} or high input/ output inductance.

Pin #	Symbol	Function
18	V _{TEMP}	Temperature monitor pin. Connect a 1 kohm resistor in parallel with a 0.1 μF capacitor between this pin and GND to ensure stability of the monitor signal.
19	SS	Soft-start pin. A capacitor connected between this pin and GND determines the soft-start time. If it is left floating the start-up time is about 300 $\mu s.$
20	GND	Analog device ground.
21	V _{DD}	Internal LDO output and compensation pin. It provides a regulated 5 V auxiliary output. This pin must be bypassed to GND via a 1 μF capacitor to ensure the correct functionality of the device.
22	I _{MON}	Current monitor pin. A resistor (R_{MON}) connected between this pin and GND generates a voltage proportional to the output current. A capacitor (CMON) must be connected in parallel to R_{MON} to filter the monitor signal.
23	CS	Current feedback. A resistor (R_{CS}) connected between this pin and GND provides a feedback voltage for the current limit circuit and the overcurrent indicator (D_OC). Do not connect any capacitance to this pin.
24	CLREF	Current limit set-point pin. Connect a resistor to GND or force an external control voltage to define the current limit set-point.
EXP.PAD	VIN	Input voltage, internally connected to the power FET drain.

3 Typical application circuit



Figure 3. Typical application diagram (external controller used for CLREF pin)

57



Figure 4. Typical application diagram (current limit fixed via R_{CL})

4 Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{IN}	Input supply voltage	-0.3 to 20	V
V _{INF}	Input supply voltage	-0.3 to V_{IN}	V
V _{OUT}	Output voltage	-0.3 to V_{IN}	V
V _{DD}	LDO output voltage	-0.3 to 7	V
All other pins	Pin voltage	-0.3 to 6	V
I _{OUT}	Continuous output current	75	А
I _{DD}	LDO continuous output current	60	mA
ESD	Charge device model	± 500	V
ESD	Human body model	± 2000	V
$T_{J-OP}^{(1)}$	Operating junction temperature	-40 to 125	°C
T _{J-MAX}	Maximum junction temperature	150	°C
T _{STG}	Storage temperature	-55 to 150	°C

Table 2. Absolute maximum ratings

1. The thermal limit is set above the maximum operating temperature. It is not recommended to operate the device at temperatures greater than the maximum ratings for extended periods of time.

Note:

57/

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Exposure to absolute-maximum-rated conditions may affect device reliability.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
P	Thermal resistance, junction-to-	26 ⁽¹⁾	°C/W
R _{thj-a}	ambient	22 ⁽²⁾	C/W

 JEDEC still air natural convection test as per JESD 51-2 A, at ambient temperature of 25 °C by using JEDEC (JESD 51-7) 4L PCB FR4 board with using 1 sq-in pad, 1 oz Cu.

2. Forced moving air environment (100 LFM).

Table 4. Recommended	operating	conditions
----------------------	-----------	------------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IN}	Input voltage		8	12	15	V
I _{OUT}	Continuous output current				60	А
I _{DD}	LDO continuous output current	V _{INF} = 5.5 V			50	mA
R _{CS}	Current set resistor		1.8		4	kΩ
V _{CLREF}	Control voltage range		0.2		1.4	V
C _{OUT}	Output capacitance		47			μF
t _{ss}	Soft-start duration		10	50	100	ms
C _{DD}	V _{DD} capacitor value ⁽¹⁾		1	2.2	10	μF

1. V_{DD} capacitor is mandatory to ensure the internal regulator stability and the device functionality .

Note:

Functional operation beyond the recommended operating conditions is not implied.

5 Electrical characteristics

 T_J = -40 °C to +125 °C.

Typical values refer to T_J = 25 °C, V_{IN} = V_{INF} = 12 V, V_{ON/PD} = floating; C_{OUT} = 100 μ F; unless otherwise specified.

Min. and max. values are guaranteed by design and characterization through statistical correlation.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Input section						
V _{IN}	Operating input voltage		5	12	18	V
		Device operating, no load		650	1000	
Ι _q	Quiescent current	(V _{ON/PD} > 1.4 V)				μA
ч		Fault condition		250		
		Off-state, $V_{ON/PD} = 0 V$, $V_{INF} = 16 V$		200	400	
DO						
V _{DD}	LDO output voltage	I _{DD} = 1 mA, V _{INF} = 6 V	4.6	4.9	5.2	V
I _{DDmax}	LDO short-circuit current ⁽¹⁾	V _{DD} = 0 V	60	120		mA
V _{DROP}	LDO dropout voltage	I _{DD} = 30 mA	66	100	160	mV
V _{DD_ON}	UVLO rising threshold		4.1	4.3	4.6	V
V _{DD_OFF}	UVLO falling threshold		3.8	4.0	4.2	V
Startup						
I _{SS}	Soft-start capacitor charging current		4.5	5.2	6	μΑ
t _{SSMAX}	Soft-start max. time	if V_{OUT} < 90% of V_{IN} after T_{SSMAX} shutdown is forced		200		ms
A _S	Soft-start gain	Relation between internal soft-start signal ramp and V _{OUT}		10		V/V
Power MOSFE	т	· · ·				
R _{DS(on)}	On-resistance	T _J = 25 °C		0.85	1.1	mΩ
١L	Off-state leakage current	$V_{ON/PD}$ = 0 V, V_{IN} =16 V, T _J = 25 °C			1	μΑ
Current limit a	nd current monitor circuit	1				_
V _{CS_TH}	Current limit activation threshold	V _{OUT} > 80% of V _{IN}	97	100	103	% of V _{CLREF}
	$(V_{CS} = I_{RCS} \times R_{CS})$					* CLREF
V _{CL_MAX} ⁽²⁾	Maximum CL reference voltage		1.55	1.6	1.65	V

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CL_FD}	Internal voltage reference for foldback current limit at startup	V_{OUT} is lower than 40% of V_{IN}	130	150	170	mV
V _{CL_ST}	Internal voltage reference for current limit at startup	V_{OUT} is between 40% and 80% of V_{IN}		500	530	mV
t _{CL}	Current limit response time ⁽³⁾	from V _{CS} > V _{CLREF} until current limit		100		μs
I _{CL}	CLREF pin internal biasing current	From CLREF pin into 1 V source	9.4	10	10.4	μA
V _{CL_MAX}	Maximum voltage of the CLREF pin internal biasing source			3.0		V
I _{RCS} , I _{MON}	Current sense/monitor	$T_j = 25 \text{ °C},$ 5 A < I _{OUT} < 60 A ⁽³⁾ (4)	-3	1	3	%
'RCS, 'MON	accuracy	$T_j = 0 \text{ to } 85 \text{ °C},$ 5 A < I _{OUT} < 60 A (3)	-6		6	%
A _{CS} , A _{MON}	Current sense and current monitor gain	I_{RCS}/I_{OUT} , I_{MON}/I_{OUT} , $T_{j} = 0 \text{ to } 85 \text{ °C}$, $5 \text{ A} < I_{OUT} < 60 \text{ A}$	9.4	10	10.6	μΑ/Α
t _{SH}	Shut-down timer ⁽³⁾	From current limit detection to MOSFET turn-off		250		μs
I _{SC}	Short-circuit current limit ⁽³⁾			100		А
T _{SC}	Short-circuit protection response time ⁽³⁾	From I _{OUT} > I _{SC} until MOSFET gate pull- down		500		ns
V _{MON_MAX}	Internal current source maximum voltage	Internal pull-up voltage on I _{MON} pin		3.0		V
N/PD (chip-ei	nable pin)	!!				1
V _{OFF}	Low level input voltage	Output disabled/PD activated	1.11	1.2	1.29	V
V _{ON}	High level input voltage	Output enabled	1.3	1.4	1.5	V
V _{PD}	Pull-down de-activation threshold	Pull-down de-activated	0.71	0.8	0.89	V
t _{ON}	Initial delay time	From V _{ON/PD} >V _{ON} to soft-start beginning	0.8	1	1.2	ms
I _{ON/PD}	Enable pin bias current		4	5	6	μA
V _{ON/PD_MAX}	Internal current source maximum voltage	Internal pull-up voltage on ON/PD pin		3.0		V
R _{PD}	Output pull-down resistance	V _{OUT} = 12 V, pull-down activated		0.72		kΩ

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{PD}	Output pull-down delay timer	From V _{OFF} < V _{ON/PD} < V _{PD}		2		ms
Temperature n	nonitor				1	
	V _{TEMP} voltage	T = 25 °C		450		mV
V _{TEMP}	Temp coefficient ⁽³⁾	T = 0 °C to 125 °C		10		mV/°C
	Load capability	Maximum current			4	mA
	Pull-down current	T = 25 °C		50		μA
Status line		I I		1	1	
	Gate-OK output voltage	I _{SINK} = 1 mA			0.1	V
GOK	Leakage current	V _{GOK} = 5 V			1	μA
V _{OC}	Overcurrent detection threshold	V _{CS} voltage threshold that triggers D_OC low	83	85	87	% V _{CLREF}
D_OC	Overcurrent monitor signal active low voltage	I_{SINK} = 1 mA , $V_{CS} > V_{OC}$			0.1	V
-	Leakage current	$V_{D_{OC}}$ = 5 V, V_{CS} < V_{OC}			1	μA
T _D	D_OC signal response time ⁽³⁾			1		μs
Thermal prote	ction				1	
TSD	Shutdown temperature ⁽³⁾	GOK pulled low		140		°C
T _{Retry}	Autoretry delay time (only on the STEF12H60APUR)	From shutdown due to fault to automatic restart		1		S
nternal MOSF	ET diagnostics					
V _{DS_TH}	Drain-source short detection threshold	If V _{OUT} > V _{DS_TH} at startup, startup is postponed		90		% of V _{IN}
V _{DS_OK}	Drain-source voltage good detection threshold	If _{VOUT} < V _{DS_OK} startup is resumed		70		% of V _{IN}
V _{OUT_LOW}	Low V _{OUT} detection threshold	After startup, if $V_{OUT} < V_{OUT_LOW}$, the device is turned off		90		% of V _{IN}
V _{DG_SH}	Gate-drain short detection voltage threshold	If $V_G > V_{DG_SH}$ after enable by ON pin, startup is postponed		3.1		V
V _{DG_OK}	Gate-drain voltage good detection threshold	If $V_G < V_{DG-OK}$ startup is resumed		3		V
V _{G_LOW}	Gate fault detection threshold	If $V_{GD} < V_{G_{LOW}}$ device is turned off		5.7		V
T _{G_LOW} Get fault timer in normal operation		$\begin{array}{l} \mbox{After } T_{SSMAX} & \\ \mbox{elapses, time from} & \\ \mbox{V}_{GD} < \mbox{V}_{G_LOW} \mbox{ transition} \\ \mbox{to gate fault detection} & \\ \end{array}$		200		ms

- 1. Pulsed test. The internal LDO is not equipped with thermal protection. Short-circuit duration must not be longer than 1 ms to avoid damage.
- If the voltage on CLREF pin is higher than V_{CL_MAX} internal reference, the current limit reference voltage is clamped to V_{CL_MAX}.
- 3. Guaranteed by design, but not tested in production.
- 4. MOSFET fully conducting, at minimum R_{ON}.

Device functional description 6

The STEF12H60 is a 12 V intelligent load switch, which is able to limit the current during fault events, such as: output overload or short-circuit.

The current limiting loop is also used during the start-up phase of the eFuse to avoid startups into faulty loads. During the normal operation, the eFuse works as a low-resistance power switch, therefore the output voltage follows the input one. In case of overcurrent event, the eFuse limits the V_{GS} of the internal MOSFET switch, in order to clamp the output current to a safe value.

If the fault persists, after a predefined safety timer, or in case the die temperature hits the thermal protection threshold, due to the increased power dissipation, the device goes into shutdown, the internal switch is turned-off and the load is disconnected from the power supply. The device is latched in this off-state until a power supply recycle is performed. The auto-retry version instead, is able to re-try starting the device after a fault event, with a typical delay of 1 ms.

The current limit and soft-start features are programmable by the users, by external components.

6.1 **UVLO ON/PD function**

The device is supplied through the VIN pins, which carry the power directly to the internal power MOSFET drain connection, and the VINF pin, which is the input of the internal regulator, used to supply the analog and logic circuits. This pin must be connected externally to V_{IN} through an R-C filter (see Section 3 Typical application circuit).

The UVLO (undervoltage lockout) monitors the voltage of the internally regulated V_{DD} node and turns on the device when $V_{DD} > V_{DD} = O_N$ (typically 4.3 V). If V_{DD} falls below the UVLO hysteresis threshold ($V_{DD} < V_{DD} = O_{F}$), the device is turned off including the reset of fault state.

6.2 **ON/PD** function

During turn-on, provided that the UVLO rising threshold has been surpassed, the start-up procedure begins once the device is enabled via the ON/PD pin. The ON/PD is a logical input with a dual functionality, according to the following description:

- *Enable/disable the device:* when $V_{ON/PD} > V_{ON}$, the device is enabled. If $V_{ON/PD}$ is pulled down to V_{OFF} or a 1. lower voltage, the device is disabled and the output is shut down. In case the shutdown occurred due to a fault (thermal, overcurrent, failed startup), the device cannot be turned on again via the ON/PD pin. To reset the device from this latched status, a power supply re-cycle is necessary. Alternatively, a reset can be forced without turning off the power supply, by pulling V_{DD} pin below the UVLO voltage and then releasing it.
- Activate/deactivate the output discharge feature (PD output pulldown): if V_{ON/PD} is kept between V_{PD} (typ. 2 0.8 V) and V_{OFF} (typ. 1.2 V) for at least 2 ms (t_{PD}), the integrated 0.77 k Ω R_{PD} discharging resistor is connected between V_{OUT} and GND.

The ON/PD pin has an internal pull-up current generator connected to the internal LDO therefore, if the pin is not connected to an external controller IC, it goes to the ON-state (device enabled).

The 5 µA ON/PD bias current can be used to charge an external capacitor, in this manner prolonging the initial delay time, defined as the time interval between power supply reaching the UVLO threshold and the output voltage controlled ramp-up initialization.

6.3 Soft-start

The device provides monotonic, controlled start-up ramp, in order to keep the inrush current under control. The output voltage rise time can be set by an external C_{SS}, which is charged with a constant current during the startup phase. The soft-start range is adjustable from 1 to 100 ms.

Given the required ramp-up time, the C_{SS} capacitance can be calculated according to the following equation:

$$C_{SS} = \frac{(t_{SS} \times I_{SS} \times 10)}{V_{IN}} \tag{1}$$

where V_{IN} is typically 12 V and t_{SS} is in the 10-100 ms range.

The table below shows typical values of soft-start duration calculated with standard capacitors and typical ${\sf I}_{\text{SS}}$ value.

Symbol	Value							
C _{SS} (nF)	47	82	120	180	220	270	330	390
T _{SS} (ms)	10.8	18.9	27.7	41.5	50.8	62.3	76.2	90

Table 6. Output voltage rise time vs. C_{SS} value (V_{IN} = 12 V)

Important: Soft-start capacitor must be always connected to ensure controlled operation during startup. In case of absence/bad connection of the C_{SS} , the start-up phase is short (300 µs). This might result in significantly high charging current, eventually leading to the device shutdown for overcurrent/overtemperature fault. To prevent the device from starting into faulty loads (such as: resistive load, or damaged bulk output capacitors) the following start-up control flow is applied:

- Start-up fold-back current limit: current limit value during start-up phase is dependent on the sensed output voltage. At the very beginning of startup, when the output voltage is close to zero, the current limit internal reference voltage is reduced to V_{CL_FD}. Any higher current limit value set by the user via the CLREF pin is overridden by the device
- Start-up current limit: during the ramp-up phase, the current limit internal reference voltage is reduced to V_{CL_ST}. Any higher current limit value, set by the user via the CLREF pin, is overridden by the device
- Maximum start-up time: start-up longer than 200 ms is always aborted by the device. If V_{OUT} does not reach 90% of V_{IN} in 200 ms, the device is turned off and the GOK fault indicator is asserted low

The CLREF normal functionality is resumed at the end of start-up phase ($V_{OUT} > 80\%$ of V_{IN}). Adding a capacitor in parallel to the ON/PD pin, the initial t_{ON} delay time between valid V_{IN} value and controlled output ramp-up start ($V_{OUT} = 1 \text{ V}$) can be increased.

The default delay time without C_{ON} capacitor is typically 1.25 ms.

6.4 Normal operating conditions

Once the start-up phase ends, the STEF12H60 eFuse behaves like a mechanical fuse, supplying the load connected to its output with the same voltage shown at its input, minus the small voltage fall due to the N-channel MOSFET $R_{DS(on)}$. The status line open-drain indicators GOK and D_OC provide information about the status of the device.

6.5 Current sensing and current limit

When an overload event occurs, the current limiting circuit reduces the conductivity of the power MOSFET, in order to clamp the output current at the value defined by the user by the voltage set on CLREF pin. Current limit function consists of two sub-circuits:

the current sense (CS) circuit, responsible for sensing the load current and providing a feedback signal to detect overcurrent. It relies on a small copy-MOSFET built into the integrated power MOSFET to generate a replica of the load current, proportional by A_{CS} = I_{RCS}/I_{OUT} = 10 µA/A, into the external R_{CS} resistor attached to the eFuse

This current creates a variable V_{CS} voltage across the resistor, defining the eFuse working current CS, which is continuously compared to the current limit reference voltage present on the CLREF pin.

the **current limit (CL)** circuit defines the reference threshold for the intervention of the current limitation function. This reference point is a voltage (V_{CLREF}) usually provided externally by the system control IC to the CLREF pin, and continuously compared internally to the feedback signal from CS circuit. In this manner, the current limit point can be throttled to satisfy the system power requirements during operation.

In simple standalone designs, such as the one shown in Figure 4. Typical application diagram (current limit fixed via R_{CL}), where no control IC is present, the reference signal can be generated by connecting a resistor between CLREF pin and GND. An integrated bias generator sources 10 μ A of current to the R_{CL} resistor, generating a fixed V_{CLREF} , which sets the current limit thresholds.

To ensure reliability, the signal on CLREF is internally clamped to V_{CL_MAX} therefore, even in case of wrong signal provided externally on the pin, a safety current limit threshold is always present.

An overcurrent event is detected when the voltage on CS pin overcomes the V_{OC} threshold, which is typically 85% of the voltage at CLREF pin (V_{CS} > V_{OC}). In this case the status D_OC indicator is pulled down. If the load status reverts to normality (V_{CS} falls below 75% of V_{CLREF}), D_OC is released. Based on the value of R_{CS} resistor, the load current level for D_OC triggering can be evaluated by using the following equation:

$$I_{OUT} = \frac{V_{OC}}{R_{CS} \times A_{CS}}$$
(2)

In case of overcurrent detection, when V_{CS} surpasses V_{CLREF} , the V_{GS} of internal MOSFET is immediately modulated in order to clamp the load current to the I_{LIM} value defined by user via CLREF pin, according to the following:

$$I_{LIM} = \frac{V_{CLREF}}{R_{CS} \times A_{CS}}$$
(3)

During current limitation, additional protection features are activated, in order to keep the total power dissipation under control and protect the device and the system. In particular, a 250 μ s current limit timer (t_{SH}) starts after overload detection. Once timer elapses, the internal MOSFET is shut down and the GOK indicator is pulled to low status, to inform the system controller that a shutdown not due to ON/PD (fault) happened.

Moreover, due to high power dissipation in current limit condition, if the die temperature increases too much and hits the thermal protection threshold (140 °C typ.), the thermal protection intervenes, turning off the internal MOSFET and asserting GOK low.

A second level current limit (I_{SC}) is quickly activated in case the load current overcomes 100 A.

This additional protection, fixed by design, is able to respond to short-circuit events on the output. In such occurrence the device is immediately shut down and the D_OC pin is asserted.

6.6 Current monitor

The device is equipped with a current monitoring capability that allows the system controller to read the current flowing through the fuse. An I_{MON} current proportional to the load current flowing through the eFuse is imposed on an external R_{MON} , converting the sensed current into a voltage for further processing by the ADC. The I_{MON} signal is the output of a chopper amplifier, therefore an external bypass capacitor is suggested to reduce the output ripple and to provide a smooth signal (see Figure 6. Quiescent current vs. temperature). The suggested minimum value for the filter capacitor is 3.9 nF. Lower values result in a worse ripple amplitude. The current, monitoring amplifier gain and defined as $A_I = I_{MON} / I_{OUT}$, is typically 10 µA/A.

Figure 5. Current monitor simplified circuit



6.7 Temperature monitor and thermal shutdown functions

The STEF12H60 embeds two thermal sensors, each one accomplishing a specific function:

- Overtemperature sensor: this is embedded into the power MOSFET. It monitors the power MOSFET temperature, which is subjected to very fast increases during overload events. If the device temperature exceeds the thermal threshold, typically 140 °C, the thermal shutdown circuit turns the power MOSFET off, thus disconnecting the load. The GOK pin is pulled down. The thermal shutdown protection is always active and overrides any other protection/control feature of the device.
- Temperature sensor: this consists of precise thermal sensors embedded in the controller die. The purpose is to statically monitor the overall device temperature, and generate a precise monitor signal (V_{TEMP}) accordingly. Overall typical accuracy is +/- 5 °C. To ensure a stable regulation of the temperature monitor signal, it is recommended to connect an R-C parallel network between this pin and GND, as shown in Figure 3. Typical application diagram (external controller used for CLREF pin) and Figure 4. Typical application diagram (current limit fixed via R_{CL}). Recommended values are 1 kΩ for R_{TEMP} 0.1 µF for C_{TEMP}.

The device can be reset from a thermal shutdown condition by pulling the V_{DD} pin below the UVLO threshold or by re-cycling the supply voltage.

6.8 Status indicators and fault conditions

Two open-drain flags can be used to monitor the status of the eFuse, along with the current and temperature monitor signals.

- **D_OC Overcurrent indicator:** in normal operation and during startup it is released. It is pulled down upon detection of an overload (see Section 6.5 Current sensing and current limit)
- **GOK gate ok indicator:** this indicator informs that there was a shutdown that was not commanded by the enable pin (ON/PD). In particular, this pin is pulled low when:
 - too low input voltage: V_{DD} lower than UVLO threshold
 - too long start-up time: V_{OUT} does not reach 90% of V_{IN} in 200 ms
 - too long current limit: a current limit event is longer than t_{SH} (250 μs typ.)

During the startup, GOK is released once UVLO is reached, therefore it cannot be used directly as a Power Good flag.

6.9 Diagnostic functions and protections

The STEF12H60 embeds several internal diagnostic features that prevent fault condition induced internally that may affect the application (refer to Table 5. Electrical characteristics):

- Power MOSFET gate leakage check during startup and normal operation (V_{Gate}-V_{IN} < 5.6 V)
- Gate shorted-to-V_{IN}

•

- Drain to source short (disabled mode)
- V_{OUT} too low (V_{OUT} < 90% of V_{IN}) after soft-start
- V_{OUT} does not reach 90% of V_{IN} in 200 ms during startup
- Charge pump error
- Pull-down circuit error

In any case of fault GOK indicator is pulled down and the soft-start capacitor is discharged.

6.10 Latch (STEF12H60PUR) and auto-retry versions (STEF12H60APUR)

The STEF12H60 electronic fuse is offered in two variants that differ in how the device reacts after a fault condition (see Section 6.8 Status indicators and fault conditions and Section 6.9 Diagnostic functions and protections). In particular, the STEF12H60PUR latches off after a fault and can be reset by pulling the V_{DD} pin below the UVLO threshold or by re-cycling the supply voltage. The STEF12H60**A**PUR instead stays in OFF mode for 1 s. (T_{Retry}) and after restarts automatically, initiating a soft-start cycle. The number of restart cycles is not internally limited.

Device Off (VINF=16V) Device Off (VINF=12V) Thermal fault

Typical characteristics 7

40

35

30 25

15

10

5

0

-5∟ 0

5

[%] 20

NOM



(C_IN = 1 $\mu F;$ C_OUT = 10 $\mu F,$ T_J = 25 °C unless otherwise specified)



100

0

10 20



10 15 20 25 30 35 40 45 50 55 60 65 70

Load Current [A]



30 40 50 Load Current [A]

60 70 80































8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

8.1 VFQFPN (5X5X0.95) 32L package information

Figure 32. VFQFPN (5X5X0.95) 32L package outline





Dim.		mm					
Dini.	Min.	Тур.	Max.				
A	0.90	0.95	1				
A1		0.20					
D	4.90	5.00	5.10				
D1	3.40	3.50	3.60				
E	4.90	5.00	5.10				
E1	3.25	3.35	3.45				
e		0.50					
F		0.35					
b	0.20	0.25	0.30				
L	0.30	0.40	0.50				

Table 7. VFQFPN (5X5X0.95) 32L package mechanical data

Figure 33. VFQFPN (5X5X0.95) 32L recommended footprint



8.2 VFQFPN (5X5X0.95) 32L packing information

Figure 34. Carrier tape



Figure 35. Pin 1 orientation in tape



Figure 36. VFQFPN (5X5X0.95) reel outline



Table 8. VFQFPN (5X5X0.95) reel data

Reel size	Tape width	A (max.)	B (min.)	С	D (min.)	G (max.)	N (min.)	T (max.)	Unit
13"	0.90	330	1.5	13 ± 0.2	20.2	12.6	100	18.4	mm

9 Ordering information

Table 9. Order codes

Order code	Package	Shutdown mode (latch/auto-retry)	Marking	
STEF12H60PUR	VFQFPN (5X5X0.95) 32L	Latch	EF12H60	
STEF12H60APUR	VFQFPN (5X5X0.95) 32L	Auto-retry	EF12H60A	

Revision history

Table 10. Document revision history

Date	Version	Changes
24-Feb-2020	1	Initial release.
08-May-2020	2	Updated cover page, Table 1. Pin configuration, Table 2. Absolute maximum ratings, Table 4. Recommended operating conditions, Table 5. Electrical characteristics.
		Updated Section 6 Device functional description, Section 6.3 Soft-start, Section 6.5 Current sensing and current limit.
12-May-2020	3	First public release.
12-May-2020		Updated Figure 34. Carrier tape.
		Updated Table 1. Pin configuration.
03-Aug-2020	4	Updated Figure 3. Typical application diagram (external controller used for CLREF pin) and Figure 4. Typical application diagram (current limit fixed via R_{CL}).
		Updated Section 6.7 Temperature monitor and thermal shutdown functions.

Contents

1	Diag	ıram	2
2	Pin o	configuration	3
3	Турі	cal application circuit	5
4	Abso	olute maximum ratings	7
5	Elec	trical characteristics	9
6	Devi	ce functional description	13
	6.1	UVLO ON/PD function	13
	6.2	ON/PD function	13
	6.3	Soft-start	13
	6.4	Normal operating conditions	14
	6.5	Current sensing and current limit	14
	6.6	Current monitor	15
	6.7	Temperature monitor and thermal shutdown functions	16
	6.8	Status indicators and fault conditions	16
	6.9	Diagnostic functions and protections	
	6.10	Latch (STEF12H60PUR) and auto-retry versions (STEF12H60APUR)	17
7	Турі	cal characteristics	18
8	Pack	age information	
	8.1	VFQFPN (5X5X0.95) 32L package information	
	8.2	VFQFPN (5X5X0.95) 32L packing information	
9	Orde	ering information	
Rev	ision	history	

List of tables

Table 1.	Pin configuration	. 3
Table 2.	Absolute maximum ratings	. 7
Table 3.	Thermal data	. 7
Table 4.	Recommended operating conditions.	. 8
Table 5.	Electrical characteristics	. 9
Table 6.	Output voltage rise time vs. C _{SS} value (V _{IN} = 12 V)	14
Table 7.	VFQFPN (5X5X0.95) 32L package mechanical data.	24
Table 8.	VFQFPN (5X5X0.95) reel data	25
Table 9.	Order codes	26
Table 10.	Document revision history.	27

List of figures

Figure 1.	Block diagram	2
Figure 2.	Pin connection (top view)	3
Figure 3.	Typical application diagram (external controller used for CLREF pin)	5
Figure 4.	Typical application diagram (current limit fixed via R _{CL})	6
Figure 5.	Current monitor simplified circuit	16
Figure 6.	Quiescent current vs. temperature.	18
Figure 7.	Shutdown current vs. temperature	18
Figure 8.	I _{MON} gain accuracy vs. load current and temperature	18
Figure 9.	I _{MON} current vs. load current	18
Figure 10.	CS current vs. temperature	18
Figure 11.	V _{CLREF} threshold vs. temperature	18
Figure 12.	CLREF pin bias current vs. temperature.	19
Figure 13.	V _{DD} voltage vs. temperature	19
Figure 14.	V _{TEMP} voltage vs. temperature	19
Figure 15.	UVLO thresholds vs. temperature	19
Figure 16.	ON/PD thresholds vs. temperature	19
Figure 17.	ON/PD pin current vs. temperature	19
Figure 18.	SS pin bias current vs. temperature	20
Figure 19.	Turn-on initial delay vs. temperature	20
Figure 20.	On-resistance vs. temperature	
Figure 21.	Off-state leakage current vs. temperature	20
Figure 22.	Startup by V _{IN} (no load)	
Figure 23.	Shutdown by V _{IN} (no load)	20
Figure 24.	Startup by V _{IN} (C _{OUT} = 6200 µF, no load)	21
Figure 25.	Startup by V _{IN} (C _{OUT} = 6200 µF, 15 A, res. load)	21
Figure 26.	Startup by ON/PD (no load)	21
Figure 27.	Shutdown by ON/PD (no load)	21
Figure 28.	Start-up by ON/PD (I _{OUT} = 15 A, C _{OUT} = 6800 µF) 2	21
Figure 29.	Shutdown by ON/PD (I _{OUT} = 15 A, C _{OUT} = 6800 μF)	21
Figure 30.	Start-up into output short-circuit	22
Figure 31.	Output short-circuit during operation	
Figure 32.	VFQFPN (5X5X0.95) 32L package outline	23
Figure 33.	VFQFPN (5X5X0.95) 32L recommended footprint.	
Figure 34.	Carrier tape	
Figure 35.	Pin 1 orientation in tape	
Figure 36.	VFQFPN (5X5X0.95) reel outline	25



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved