



DS1776QML PI 总线收发器

1 特性

- 类似于桥接负载 (BTL)
- 低功耗 $I_{CCL} = 41\text{mA}$ (最大值)
- B 输出控制的斜率
- B 输入抗扰度: 4ns (典型值)
- 与 Signetics 54F776 引脚和功能兼容

2 说明

DS1776 是一款八路 PI 总线收发器。A 到 B 的路径被锁存。B 输出是串联肖特基二极管的集电极开路输出, 可确保将 B 输出负载降至最低。B 输出还具有斜升和斜降时间 (典型值为 2.5ns), 可确保将 PI 总线振铃最小化。B 输入具有毛刺脉冲抑制电路, 典型值为 4ns。

该器件采用德州仪器 (TI) 的双极互补金属氧化物半导体 (Bi-CMOS) 工艺设计, 在工作和禁用状态下均可实现低功耗。其交流性能针对 PI 总线的互操作性要求进行优化。

DS1776 是一款八路锁存收发器, 旨在为高性能线或总线提供电气接口。该总线的负载特性阻抗范围为 20Ω 至 50Ω, 两端采用 30Ω 至 40Ω 范围内的电阻进行端接。

DS1776 是一款具有集电极开路 B 和三态 A 端口输出驱动器的八路双向收发器。该器件为 A 端口信号提供了锁存功能。B 端口输出驱动器设计为在 2V 电压时具有 100mA 灌电流, 并且特有受控线性斜坡, 能够最大限度降低总线上的串扰和振铃。


该器件提供了独立的高电平控制电压 (V_X), 以防止 A 侧输出高电平超过未来高密度处理器的电源电压。对于 5V 系统, V_X 连接至 V_{CC} 。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
DS1776QML	LCCC (FK)	11.43mm x 11.43mm

(1) 如需了解所有可用封装, 请见数据表末尾的可订购产品附录。

逻辑符号



目录

1	特性	1	5.8	Pi Bus Transceiver DS1776 AC Parameters: A To B Path	7
2	说明	1	5.9	Pi Bus Transceiver DS1776 AC Parameters: Setup / Hold / Pulse Width Specifications	7
3	修订历史记录	2	5.10	Test Circuit And Waveforms	8
4	Pin Configuration and Functions	3	6	Detailed Description	10
5	Specifications	4	6.1	Controller Power Sequencing Operation	11
	5.1 Absolute Maximum Ratings	4	7	器件和文档支持	12
	5.2 ESD Ratings	4	7.1	社区资源	12
	5.3 Recommend Operating Conditions	4	7.2	商标	12
	5.4 Thermal Information	4	7.3	静电放电警告	12
	5.5 Quality Conformance Inspection	5	7.4	Glossary	12
	5.6 Pi Bus Transceiver DS1776 DC Parameters	5	8	机械、封装和可订购信息	12
	5.7 Pi Bus Transceiver DS1776 AC Parameters: B To A Path	6			


3 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (April 2013) to Revision B	Page
• 已删除 产品预览	1
• 已更改 布局以符合新的 TI 格式	1

发布时间	修订版本	部分	更改
2012 年 7 月 30 日	A1	新版本, 公司格式	已将 MDS 数据表转换为一种公司数据表格式。MNDS1776-X 版本 2A0. 将被归档。
2013 年 4 月 12 日	A	全部	已将国家半导体数据表的版面布局更改为 TI 格式。

4 Pin Configuration and Functions



Pin Descriptions

PIN		I/O	DESCRIPTION
NAME	NO.		
A0	3	I/O	TTL Level, latched input/TRI-STATE output (with V_X control option)
A1	5	I/O	
A2	6	I/O	
A3	7	I/O	
A4	9	I/O	
A5	10	I/O	
A6	12	I/O	
A7	13	I/O	Data input with special threshold circuitry to reject noise/Open Collector output, High current drive
B0	27	I/O	
B1	26	I/O	
B2	24	I/O	
B3	23	I/O	
B4	21	I/O	
B5	20	I/O	
B6	19	I/O	Enables the B outputs when both pins are low
B7	17	I/O	
$\overline{OE}0$	15	I	Enables the B outputs when both pins are low
$\overline{OE}1$	16	I	
OEA	2	I	Enables the A outputs when High
$\overline{LE}$	28	I	Latched when High (a special delay feature is built in for proper enabling times)
V_X	14	I	Clamping voltage keeping V_{OH} from rising above V_X ($V_X = V_{CC}$ for normal use)

5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Supply Voltage (V _{CC})		-0.5	7.0	V
V _X , V _{OH} Output Level Control Voltage (A Outputs)		-0.5	7.0	V
$\overline{OE}B_n$, OEA, $\overline{LE}$ Input Voltage (V _I)		-0.5	7.0	V
A0–A7, B0–B7 Input Voltage (V _I)		-0.5	5.5	V
Input Current (I _I)		-40	5	mA
Voltage Applied to Output in High Output State (V _O)		-0.5V	+V _{CC}	
A0–A7 Current Applied to Output in Low Output State (I _O)		40	40	mA
B0–B7 Current Applied to Output in Low Output State (I _O)		200	200	mA
Lead Temperature (Soldering 10 Sec.)			260	°C
Power Dissipation ⁽²⁾			740	mW
Storage temperature	T _{sta}	-65	+150	°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For specified specifications and test conditions, see the Electrical Characteristics. The specified specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

5.2 ESD Ratings

	MIN	MAX	UNIT
$V_{(ESD)}$ Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ^{(1) (2)}	500		V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) $C_{Zap} = 120$ pF, $R_{Zap} = 1500\Omega$

5.3 Recommend Operating Conditions

	MIN	MAX	UNIT
Supply Voltage (V_{CC})	4.5	5.5	V
Operating Temp. Range (T_A)	-55	+125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DS1776QML	UNIT
		FK0028A	
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	+67.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	See MIL-STD-1835	°C/W

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

5.5 Quality Conformance Inspection

Table 1. Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

5.6 Pi Bus Transceiver DS1776 DC Parameters

The following conditions apply, unless otherwise specified. $V_{CC} = 5.5V$

SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNIT	SUB-GROUPS
V_{IL2}	Low Level In Voltage Bn	$V_{CC} = 4.5$	See ⁽¹⁾	1.45		V	1, 2, 3
V_{IL1}	All Other Inputs	$V_{CC} = 4.5$		.8		V	1, 2, 3
V_{IH1}	Hi Level Input Voltage $\overline{OEBn}$, OEA, An, LE		See ⁽¹⁾	2.0		V	1, 2, 3
V_{IH2}	High Level In Voltage B0-B7			1.6		V	1, 2, 3
I_{OH1}	High Level Output Current An	$V_{CC} = 4.5$, $V_{IN} = V_{IH}$ or V_{IL} , $V_{OH} = 2.5V$	See ⁽²⁾		-3.0	mA	1, 2, 3
I_{OH2}	High Level Output Current Bn	$V_{CC} = 5.5$, $V_{IL} = 0.8V$, $V_{IH} = 2.0V$, $V_{OH} = 2.1V$			100	μA	1, 2, 3
I_{OL1}	Low Level Output Current An	$V_{CC} = 4.5$, $V_{IN} = V_{IH}$ or V_{IL} , $V_{OL} = 0.5V$	See ⁽³⁾		20	mA	1, 2, 3
I_{OL2}	Low Level Output Current Bn	$V_{CC} = 4.5$, $V_{IN} = V_{IH}$ or V_{IL} , $V_{OL} = 1.15V$			100	mA	1, 2, 3
V_{OH}	High Level Output Voltage An	$V_{CC} = 4.5$, $V_{IN} = V_{IL}$ or V_{IH} , $I_{OH} = -3$ mA, $V_X = 4.5V$		2.5	4.5	V	1, 2, 3
		$V_{CC} = 4.5$, $V_{IN} = V_{IL}$ or V_{IH} , $I_{OH} = -0.4$ mA, $V_X = 3.13$ to $3.47V$		2.5	V_X	V	1, 2, 3
V_{OL}	Low Level Output Voltage An	$V_{CC} = 4.5$, $V_{IL} = \text{Max}$, $V_{IH} = \text{Min}$, $I_{OL} = 20\text{mA}$, $V_X = V_{CC}$			0.5	V	1, 2, 3
V_{OLB}	Low Level Output Voltage Bn	$V_{CC} = 4.5$, $V_{IL} = \text{Max}$, $V_{IH} = \text{Min}$, $I_{OL} = 100\text{mA}$			1.15	V	1, 2, 3
		$V_{CC} = 4.5$, $V_{IL} = \text{Max}$, $V_{IH} = \text{Min}$, $I_{OL} = 4\text{mA}$		0.4		V	1, 2, 3
V_{IK}	Input Clamp Voltage An	$V_{CC} = 4.5$, $I_I = -40\text{mA}$			-0.5	V	1, 2, 3
V_{IK}	Input Clamp Voltage Other Inputs	$V_{CC} = 4.5$, $I_I = -18\text{mA}$			-1.2	V	1, 2, 3

(1) Tested Go-No-Go

(2) Same as V_{OH} test.

(3) Same as V_{OL} test.

Pi Bus Transceiver DS1776 DC Parameters (continued)

The following conditions apply, unless otherwise specified. $V_{CC} = 5.5V$

SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNIT	SUB-GROUPS
I_{IH1}	Input Current Max Input Voltage $\overline{OEBn}$, OEA, $\overline{LE}$	$V_{CC} = 5.5, V_I = 7.0V$			100	μA	1, 2, 3
I_{IH2}	Input Current Max Input Voltage A_n , B_n	$V_{CC} = 5.5, V_I = 5.5V$			1.0	mA	1, 2, 3
I_{IH3}	High Level Input Current $\overline{OEBn}$, OEA, $\overline{LE}$	$V_{CC} = 5.5, V_I = 2.7V$			20	μA	1, 2, 3
I_{IH4}	High Level Input Current B_n	$V_{CC} = 5.5, V_I = 2.1V$			100	μA	1, 2, 3
I_{IL1}	Low Level Input Current $\overline{OEBn}$, OEA, Except $\overline{OEBn}$ or OEA	$V_{CC} = 5.5, V_I = 0.5V$			-20	μA	1, 2, 3
I_{IL2}	Low Level Input Current $\overline{LE}$	$V_{CC} = 5.5, V_I = 0.5V$			-20	μA	1
					-40	μA	2, 3
I_{IL3}	Low Level Input Current B_n	$V_{CC} = 5.5, V_I = 0.3V$			-100	μA	1, 2, 3
$I_{OZH} + I_{IH}$	TRI-STATE Output Current, High Level Voltage Applied A_n	$V_{CC} = 5.5, V_O = 2.7V$			70	μA	1, 2, 3
$I_{OZL} + I_{IL}$	TRI-STATE Output Current, Low Level Voltage Applied A_n	$V_{CC} = 5.5, V_O = 0.5V$			-70	μA	1, 2, 3
I_X	High Level Control Current	$V_{CC} = 5.5, V_X = 5.5V$, $\overline{LE} = OEA = \overline{OEBn} = 2.7V$, $A0-A7 = 2.7, B0-B7 = 2V$		-100	100	μA	1, 2, 3
		$V_{CC} = 5.5, B0-B7 = 2V$, $V_X = 3.13V$ and $3.47V$, $\overline{LE} = OEA = 2.7V$, $\overline{OEBn} = A0-A7 = 2.7V$,		-10	10	mA	1, 2, 3
I_{OS}	Short Circuit Output Current A0-A7 only	$V_{CC} = 5.5, B_n = 1.9V$, $OEA = 2.0V, \overline{OEBn} = 2.7V$, $V_O = 0V$	See ⁽⁴⁾	-60	-150	mA	1, 2, 3
I_{CCH}	Supply Current (Total) I_{CCH}	$V_{CC} = 5.5, V_{IN} (A_n) = 5.0V$			37	mA	1, 2
					41	mA	3
I_{CCL}	Supply Current (Total) I_{CCL}	$V_{CC} = 5.5, V_{IN} (A_n) = 0.5V$			38	mA	1, 3
					34	mA	2
I_{CCZ}	Supply Current (Total) I_{CCZ}	$V_{CC} = 5.5, V_{IN} (A_n) = 0.5V$			35	mA	1, 2, 3
I_{Off}	Power Off Output Current B0-B7	$V_{CC} = 0, B_n = 2.1V, V_{IL} = \text{Max}$, $V_{IH} = \text{Min}$			100	μA	1, 2, 3

- (4) Not more than one output should be shorted at a time. For testing I_{OS} , the use of high speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter test, I_{OS} tests should be performed last.

5.7 Pi Bus Transceiver DS1776 AC Parameters: B To A Path

The following conditions apply, unless otherwise specified. $V_{CC} = 5V \pm 10\%$, $C_L = 50pF$, $R_L = 500\Omega$

SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNIT	SUB-GROUPS
t_{PLH}	Propagation Delay B to A	Waveform 1, 2		4.5	17	ns	9, 10, 11
t_{PHL}	Propagation Delay B to A	Waveform 1, 2		6.0	17	ns	9, 10, 11
t_{PZH}	Output Enable OEA To A	Waveform 3, 4		4.0	17	ns	9, 10, 11
t_{PZL}	Output Enable OEA To A	Waveform 3, 4		4.0	21	ns	9, 10, 11
t_{PHZ}	Output Disable OEA to A	Waveform 3, 4		2.0	12	ns	9, 10, 11
t_{PLZ}	Output Disable OEA to A	Waveform 3, 4		2.0	13	ns	9, 10, 11

5.8 Pi Bus Transceiver DS1776 AC Parameters: A To B Path

The following conditions apply, unless otherwise specified. $V_{CC} = 5V \pm 10\%$, $C_L = 30pF$, $R_L = 9\Omega$

SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNIT	SUB-GROUPS
t_{PLH}	Propagation Delay A to B	Waveform 1, 2		2.0	13	ns	9, 11
				2.0	17	ns	10
t_{PHL}	Propagation Delay A to B	Waveform 1, 2		2.5	13	ns	9, 10, 11
t_{PLH}	Propagation Delay $\overline{LE}$ to B	Waveform 1, 2		2.0	16	ns	9, 11
				2.0	22	ns	10
t_{PHL}	Propagation Delay $\overline{LE}$ to B	Waveform 1, 2		2.0	16	ns	9, 10, 11
t_{PLH}	Enable / Disable Time $\overline{OEBn}$ to B	Waveform 1, 2		2.0	13	ns	9, 11
				2.0	16	ns	10
t_{PHL}	Enable / Disable Time $\overline{OEBn}$ to B	Waveform 1, 2		3.5	14	ns	9
				3.5	13	ns	10
				3.5	16	ns	11

5.9 Pi Bus Transceiver DS1776 AC Parameters: Setup / Hold / Pulse Width Specifications

The following conditions apply, unless otherwise specified. $V_{CC} = 5V \pm 10\%$

SYMBOL	PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNIT	SUB-GROUPS
t_S	A to $\overline{LE}$ Setup	Waveform 5		7.0		ns	9, 10, 11
t_H	A to $\overline{LE}$ Hold	Waveform 5		0.0		ns	9, 10, 11
t_W	$\overline{LE}$ Pulse Width Low	Waveform 5		12		ns	9, 10, 11




Figure 1. Propagation Delay For Data To Output




Figure 2. Propagation Delay For Data To Output






Figure 3. TRI-STATE Output Enable Time To High Level And Output Disable Time From High Level

Figure 8. Input Pulse Definition



Input Pulse Characteristics						
	Amplitude	Low V	Rep. Rate	t_w	t_{TLH}	t_{THL}
A Side	3.0V	0.0V	1 MHz	500 ns	2 ns	2 ns
B Side	2.0V	1.0V	1 MHz	500 ns	2 ns	2 ns

6 Detailed Description



V_{CC} = Pin 1
 V_X = Pin 14
 Gnd = Pins 4, 8, 11, 18, 22, 25

Figure 9. Functional Logic Diagram

Table 3. Function Table⁽¹⁾

Inputs						Latch	Outputs		Mode
An	Bn ⁽²⁾	$\overline{LE}$	OEA	$\overline{OEB\ 0}$	$\overline{OEB\ 1}$	State	An	Bn	
H	X	L	L	L	L	H	Z	H	A TRI-STATE, Data from A to B
L	X	L	L	L	L	L	Z	L	
X	X	H	L	L	L	Qn	Z	Qn	A TRI-STATE, Latched Data to B
—	—	L	H	L	L	See ⁽³⁾	See ⁽²⁾	See ⁽²⁾	Feedback: A to B, B to A
—	H	H	H	L	L	H ⁽⁴⁾	H	off ⁽⁴⁾	Preconditioned Latch Enabling
—	L	H	H	L	L	H ⁽⁴⁾	L	off ⁽⁴⁾	Data Transfer from B to A
—	—	H	H	L	L	Qn	Qn	Qn	Latch State to A and B
H	X	L	L	H	X	H	Z	off	
L	X	L	L	H	X	L	Z	off	B off and A TRI-STATE
X	X	H	L	H	X	Qn	Z	off	
—	H	L	H	H	X	H	H	off	
—	L	L	H	H	X	L	L	off	
—	H	H	H	H	X	Qn	H	off	B off, Data from B to A
—	L	H	H	H	X	Qn	L	off	
H	X	L	L	X	H	H	Z	off	
L	X	L	L	X	H	L	Z	off	B off and A TRI-STATE
X	X	H	L	X	H	Qn	Z	off	
—	H	L	H	X	H	H	H	off	
—	L	L	H	X	H	L	L	off	B off, Data from B to A
—	H	H	H	X	H	Qn	H	off	
—	L	H	H	X	H	Qn	L	off	

- (1) H = High Voltage Level
L = Low Voltage Level
X = Don't Care
— = Input not externally driven
Z = High Impedance (off) state
Qn = High or Low voltage level one setup time prior to the Low-to-High $\overline{LE}$ transition
- (2) Condition will cause a feedback loop path; A to B and B to A.
- (3) Precaution should be taken to ensure that the B inputs do not float. If they do, they are equal to a Low state.
- (4) The latch must be preconditioned such that B inputs may assume a High or Low level while $\overline{OEB\ 0}$ and $\overline{OEB\ 1}$, are Low and $\overline{LE}$ is high.

6.1 Controller Power Sequencing Operation

The DS1776 has a design feature which controls the output transitions during power up (or down). There are two possible conditions that occur.

- When $\overline{LE}$ = Low and $\overline{OEBn}$ = Low, the B outputs are disabled until the $\overline{LE}$ circuit can take control. This feature ensures that the B outputs will follow the A inputs and allow only one transition during power up (or down).
- If $\overline{LE}$ = High or $\overline{OEBn}$ = High, then the B outputs still remain disabled during power up (or down).

7 器件和文档支持

7.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

7.2 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

7.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

7.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

8 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务 的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及其应用中使用的 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com.cn/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com.cn/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122
Copyright © 2015, 德州仪器半导体技术(上海)有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9231701M3A	ACTIVE	LCCC	FK	28	25	RoHS & Green	Call TI	Call TI	-55 to 125	DS1776E /883 Q 5962-92317 01M3A ACO 01M3A >T	Samples
DS1776E/883	ACTIVE	LCCC	FK	28	25	RoHS & Green	Call TI	Call TI	-55 to 125	DS1776E /883 Q 5962-92317 01M3A ACO 01M3A >T	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NO. OF TERMINALS **	A		B	
	MIN	MAX	MIN	MAX
20	0.342 (8,69)	0.358 (9,09)	0.307 (7,80)	0.358 (9,09)
28	0.442 (11,23)	0.458 (11,63)	0.406 (10,31)	0.458 (11,63)
44	0.640 (16,26)	0.660 (16,76)	0.495 (12,58)	0.560 (14,22)
52	0.740 (18,78)	0.761 (19,32)	0.495 (12,58)	0.560 (14,22)
68	0.938 (23,83)	0.962 (24,43)	0.850 (21,6)	0.858 (21,8)
84	1.141 (28,99)	1.165 (29,59)	1.047 (26,6)	1.063 (27,0)



4040140/D 01/11

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a metal lid.
 - Falls within JEDEC MS-004

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2021 德州仪器半导体技术（上海）有限公司