
SLLS221B - NOVEMBER 1995 - REVISED MARCH 2002

- Single-Chip Interface Solution for the 9-terminal GeoPort[™] Host (DTE)
- Designed to Operate up to 4 Mbit/s Full Duplex
- Single 5-V Supply Operation
- 6-kV ESD Protection on All Terminals
- Backward compatible With AppleTalk[™] and LocalTalk[™]
- Combines Multiple Components into a Single-chip Solution
- Complements the SN75LBC777 9-Terminal GeoPort Peripheral (DCE) Interface Device
- LinBiCMOS[™] Process Technology

description



The SN75LBC776 is a low-power LinBiCMOS device that incorporates the drivers and receivers for a 9-pin GeoPort host interface. GeoPort combines hybrid EIA/TIA-422-B and EIA/TIA-423-B drivers and receivers to transmit data up to four megabits per second (Mbit/s) full duplex. GeoPort is a serial communications standard that is intended to replace the RS-232, Appletalk, and LocalTalk printer ports all in one connector in addition to providing real-time data transfer capability. It provides point-to-point connections between GeoPort-compatible devices with data transmission rates up to 4 Mbit/s full duplex and a hot-plug feature. Applications include connection to telephony, integrated services digital network (ISDN), digital sound and imaging, fax-data modems, and other serial and parallel connections. The GeoPort is backwardly compatible to both LocalTalk and AppleTalk.

While the SN75LBC776 is powered-off ($V_{CC} = 0$) the outputs are in a high-impedance state. When the shutdown (SHDN) terminal is high, the charge pump is powered down and the outputs are in a high-impedance state. The driver enable (\overline{DEN}) terminal sends the outputs of the differential driver into a high-impedance state with a high input signal. All drivers and receivers have fail-safe mechanisms to ensure a high output state when the inputs are left open.

A switched-capacitor voltage converter generates the negative voltage required from a single 5-V supply using four 0.1- μ F capacitors, two capacitors between the C+ and C- terminals and two capacitors between V_{EE} and ground.

The SN75LBC776 is characterized for operation over the 0°C to 70°C temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

GeoPort, LocalTalk, and AppleTalk are trademarks of Apple Computer, Incorporated. LinBiCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SLLS221B - NOVEMBER 1995 - REVISED MARCH 2002

	DRIVER FUNCTION TABLE [†]									
INPUT	INPUT	ENABLE	ENABLE	OUTPUT	OUT	PUT				
DA1	DA2	SHDN	DEN	DY1	DY2	DZ2				
Н	Х	L	Х	L	Х	Х				
L	х	L	х	Н	Х	Х				
х	н	L	L	Х	н	L				
х	L	L	L	Х	L	Н				
OPEN	OPEN	L	L	L	н	L				
х	х	н	Х	Z	Z	Z				
х	х	х	н	Х	Z	Z				
х	х	OPEN	OPEN	Z	Z	Z				
TH – high level		– irrelevant 2 -	- indeterminate	Z – high im	hedance (off)				


TH = high level L = low level X = irrelevant ? = indeterminate Z = high impedance (off)

RECEIVER FUNCTION TABL	.E†
-------------------------------	-----

INPUT RA1 RB1	INPUT RA2 & RB3	ENABLE SHDN	OUTPUT RY1	OUTPUT RY2	OUTPUT RY3
ΗL	Н	L	Н	Н	L
LH	L	L	L	L	Н
OPEN	OPEN	L	Н	Н	н
SHORT [‡]	SHORT [‡]	L	?	?	?
x x	х	н	Z	Z	Z
x x	х	OPEN	Z	Z	Z

[†] H = high level L = low level X = irrelevant ? = indeterminate Z = high impedance (off) [‡]-0.2 V < V_{ID} < 0.2 V

function logic diagram (positive logic)





SN75LBC776 SINGLE-CHIP GeoPort[™] TRANSCEIVER

SLLS221B - NOVEMBER 1995 - REVISED MARCH 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Positive supply voltage range, V _{CC} (see Note 1)	–0.5 to 7 V
Negative supply voltage range, V _{EE} (see Note 1)	
Receiver input voltage range (RA, RB)	
Receiver differential input voltage range, V _{ID}	
Receiver output voltage range (RY)	
Driver output voltage range (Power Off) (DY1, DY2, DZ2)	
Driver output voltage range (Power On) (DY1, DY2, DZ2)	
Driver input voltage range (DA, SHND, DEN)	
Continuous total power dissipation	
Electrostatic discharge (see Note 2): (Bus terminals), Class 3, A	6 kV
(Bus terminals), Class 3, B	500 V
(All terminals), Class 3, A	6 kV
(All terminals), Class 3, B	500 V
Operating free-air temperature range, T _A	
Storage temperature range, T _{stg}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	
[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the de	
functional operation of the device at these or any other conditions beyond those indicated under "reco	
interiorial operation of the device at these of any other conditions beyond those indicated under rect	sininenaca operating conditions is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network ground terminal unless otherwise noted.

2. This parameter is measured in accordance with MIL-STD-883C, Method 3015.7.

DISSIPATION RATING TABLE	
$\label{eq:ckage} \begin{array}{c} T_{A} \leq 25^\circ C & OPERATING \ FACTOR \\ POWER \ RATING & ABOVE \ T_{A} = 25^\circ C \end{array}$	R T _A = 70° POWER RA

PACKAGE	T _A ≤ 25°C POWER RATING	OPERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
DB	1035 mW	8.3 mW/°C	660 mW
DW	1125 mW	9.0 mW/°C	720 mW



recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
High-level input voltage, VIH	DA, SHDN, DEN	2		5.25	V
Low-level input voltage, VIL	DA, SHDN, DEN			0.8	V
Receiver common-mode input	voltage, V _{IC}	-7		7	V
Receiver differential input volta	ge, VID	-12		12	V
Voltage-converter filter capacita	ance	0.2			μF
Voltage-converter filter-capacitor equivalent series resistance (ESR)			0.2	Ω	
Operating free-air temperature	, T _A	0		70	°C

driver electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONE	TEST CONDITIONS			MIN TYP MAX		
Vau	High lovel output veltage		$R_L = 12 \ k\Omega$	3.6	4.53		V	
VOH	High-level output voltage	Single ended,	$R_L = 120 \Omega$	2	3.63		V	
Ve	Low-level output voltage	See Figure 1	$R_L = 12 \ k\Omega$		-4.53	-3.6	V	
VOL	Low-level output voltage		$R_L = 120 \Omega$		-2.7	-1.8	V	
VOD	Magnitude of differential output voltage $ (V(DY) - V(DZ) $	R _I = 120 Ω,	See Figure 2	4			V	
$\Delta V_{OD} $	Change in differential voltage magnitude		_			250	mV	
Voc	Common-mode output voltage			-1		3	V	
∆VOC(SS)	Magnitude of change, common-mode steady state output voltage	See Figure 3			200	mV		
∆VOC(PP)	Magnitude of change, common-mode peak-to-peak output voltage			700		mV		
	Currente currente	SHDN = $\overline{\text{DEN}}$ = 0 V,	No load		7	15	mA	
ICC	Supply current	SHDN = $\overline{\text{DEN}}$ = 5 V,	No load			100	μA	
IOZ	High-impedance output current	$V_{O} = -10 \text{ V to } 10 \text{ V},$	$V_{CC} = 0 \text{ or } 5 \text{ V}$			±100	μA	
IOS	Short-circuit output current (see Note 3)	$V_{O} = -5 V$ to 5 V			±170	±450	mA	

NOTE 3: Not more than one output should be shorted at one time.



	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PHL	Propagation delay time, high-to-low level output				42	75	ns
^t PLH	Propagation delay time, low-to-high level output				41	75	ns
t _{PZL}	Driver output enable time to low-level output				25	100	μs
^t PZH	Driver output enable time to high-level output		Single ended,		25	100	μs
^t PLZ	Driver output disable time from low-level output	SHUN	See Figure 4		28	100	ns
^t PHZ	Driver output disable time from high-level output	SHDN SHDN DEN SHDN DEN SHDN DEN	HDN Single ended, See Figure 4 HDN EN HDN Differential, See Figure 5 EN HDN		37	100	ns
t _r	Rise time			10	25	75	ns
t _f	Fall time			10	23	75	ns
^t PHL	Propagation delay time, high-to-low level output				40	75	ns
^t PLH	Propagation delay time, low-to-high level output				42	75	ns
too	Driver output enable time to low-level output	SHDN			25	100	μs
^t PZL		DEN			29	150	ns
t	Driver output enable time to high-level output	SHDN	DEN SHDN DEN Differential, SHDN See Figure 5 DEN		25	100	μs
^t PZH		DEN	Differential,		35	150	ns
4	Driver evenut dischle time from level even etter	SHDN	See Figure 5		28	100	ns
^t PLZ	Driver output disable time from low-level output	DEN	HDN See Figure 4		34	100	ns
4	Driver evenut dischle time from high level evenut	SHDN			37	100	ns
^t PHZ	Driver output disable time from high-level output	DEN]		34	100	ns
t _r	Rise time	-]	10	27	75	ns
t _f	Fall time]	10	26	75	ns
^t SK(p)	Pulse skew, tpLH - tpHL					22	ns

driver switching characteristics over operating free-air temperature range (unless otherwise noted)

receiver electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
VIT+	Positive-going input threshold voltage						200	mV
VIT-	Negative-going input threshold voltage	See Figure 6			-200			IIIV
V _{hys}	Differential input voltage hysteresis ($V_{IT+} - V_{IT-}$)					50		mV
VOH	High-level output voltage (see Note 4)	V _{IC} = 0,	I _{OH} = -2 mA,	See Figure 6	2	4.9		V
VOL	Low-level output voltage	$V_{IC} = 0,$	I _{OL} = 2 mA,	See Figure 6		0.2	0.8	V
	Short aircuit output ourreat	VO = 0			-85	-45		mA
los	Short-circuit output current	VO = ACC				47	+85	mA
RI	Input resistance	$V_{CC} = 0 \text{ or}$ $V_{I} = -12 \text{ V}$	5.25 V, to 12 V		6	30		kΩ

NOTE 4: When the inputs are left unconnected, receivers one and two interpret these as high-level inputs and receiver three interprets these as low-level inputs so that all outputs are at a high level.



receiver switching characteristics over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
^t PHL	Propagation delay time, high-to-low-level output				31	75	ns
^t PLH	Propagation delay time, low-to-high level output				30	75	ns
t _r	Rise time	$R_L = 2 k\Omega$, See Figure 6	C _L = 15 pF,		15	30	ns
t _f	Fall time				15	30	ns
^t SK(P)	Pulse skew tpLH-tpHL	1				20	ns
^t PZL	Receiver output enable time to low level output	Differential,			35	100	ns
^t PZH	Receiver output enable time to high level output		C _L =50 pF,		32	100	ns
^t PLZ	Receiver output disable time from low level output	See Figure 7		21	100	ns	
^t PHZ	Receiver output disable time from high level output	1			21	100	ns
^t PZL	Receiver output enable time to low level output				12	25	μs
^t PZH	Receiver output enable time to high level output	Single ended,	C _L =50 pF,		12	25	μs
^t PLZ	Receiver output disable time from low level output	See Figure 7			25	100	ns
^t PHZ	Receiver output disable time from high level output	1			125	400	ns



SN75LBC776 SINGLE-CHIP GeoPort[™] TRANSCEIVER


SLLS221B - NOVEMBER 1995 - REVISED MARCH 2002

PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT

Figure 1. Single-Ended Driver DC Parameter Test




TEST CIRCUIT

Figure 2. Differential Driver DC Parameter Test








VOLTAGE WAVEFORM

NOTE A: Measured 3dB bandwidth = 300 MHz

Figure 3. Differential-Driver Common-Mode Output Voltage Tests



SLLS221B - NOVEMBER 1995 - REVISED MARCH 2002




PARAMETER MEASUREMENT INFORMATION







SLLS221B - NOVEMBER 1995 - REVISED MARCH 2002










NOTE A: The input waveform t_r , $t_f \le 10$ ns.



SLLS221B - NOVEMBER 1995 - REVISED MARCH 2002




PARAMETER MEASUREMENT INFORMATION

NOTE A: The input waveform t_f , $t_f \le 10$ ns.

Figure 7. Receiver Enable and Disable Test Circuit and Waveforms





APPLICATION INFORMATION




Figure 8. GeoPort 9-Terminal DTE Connection Application



SLLS221B - NOVEMBER 1995 - REVISED MARCH 2002

APPLICATION INFORMATION

generator characteristics

PARAMETER TEST		TEST CONDITIONS	EIA/TIA-	232/V.28	EIA/TIA-4	423/V.10	56	2	UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MIN MAX	
		Open circuit		25	4	6		13.2	V
IVOI	Output voltage magnitude	$3 \ k\Omega \le R_L \le 7 \ k\Omega$	5	15	NA		3.7		V
		R _L = 450 Ω	NA		3.6		NA		V
VO(RING)	Output voltage ringing		NA			10%		5%	
IOS	Short-circuit output current	VO = 0		100		150		60	mA
	Dower off output ourroat	$V_{CC} = 0, V_O < 2 V$	300		NA		300		Ω
lO(OFF)	Power-off output current	V _{CC} = 0, V _O < 6 V	NA			±100	NA		μA
SR	Output voltage slew rate			30	NA		4	30	V/µs
	Transition time	± 3.3 V to ± 3.3 V	NA		NA		0.22	2.1	μs
tt		± 3 V to ± 3 V		0.04	NA		NA		ui†
		10% to 90%	NA			0.3	NA		ui†

 $\overline{1}$ ui is the unit interval and is the inverse of the signaling rate (bit transmit time).

receiver characteristics

	PARAMETER	TEST CONDITIONS	EIA/TIA-2	232/V.28	EIA/TIA-4	423/V.10	562		UNIT
	FARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
V	Input voltage magnitude			25		10		25	V
VIT	Input voltage threshold	V < 15 V	-3	3	NA		-3	3	V
		V < 10 V	NA		-0.2	0.2	NA		v
RĮ	Input resistance	3 V < V < 15 V	3	7	NA		3	7	kΩ
	input resistance	V _I < 10 V	NA		4		NA		kΩ





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN75LBC776DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75LB776	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LBC776DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

30-Dec-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN75LBC776DBR	SSOP	DB	20	2000	853.0	449.0	35.0	


DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.




DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated