











THVD2410 THVD2450

ZHCSJZ4A - JULY 2019 - REVISED OCTOBER 2019

具有 IEC ESD 保护功能的 THVD24x0 ±70V 故障保护 3.3V 至 5V RS-485 收发器

1 特性

- 符合或超过 TIA/EIA-485A 和 TIA/EIA-422B 标准的要求
- 3V 至 5.5V 电源电压
- 差分输出超过 2.1V, 在 5V 电源下与 PROFIBUS 兼容
- 总线 I/O 保护
 - ±70V 直流总线故障
 - ±16kV HBM ESD
 - ±12kV IEC 61000-4-2 接触放电
 - ±12kV IEC 61000-4-2 空气间隙放电
 - ±4kV IEC 61000-4-4 快速瞬变脉冲
- 提供两种速度等级的半双工器件
 - THVD2410: 500kbps
 - THVD2450: 50Mbps
- 扩展环境

温度范围: -40°C 至 125°C

- 扩展运行 共模范围: **±25**V
- 增强型接收器迟滞, 可获得抗噪能力
- 低功耗
 - 低美断电源电流: < 1µA
 - 运行期间的电流: < 5.6mA
- 适用于热插拔功能的无干扰上电/断电
- 开路、短路和空闲总线失效防护
- 热关断
- 1/8 单位负载(多达 256 个总线节点)
- 小型 VSON 和 VSSOP 封装(可节省布板空间)或 SOIC 封装(可实现快插兼容性)

2 应用

- 电机驱动器
- 工厂自动化与控制
- HVAC 系统
- 楼宇自动化
- 电网基础设施
- 电表
- 过程分析
- 视频监控

3 说明

THVD2410 和 THVD2450 是 ±70V 故障保护、半双工、RS-422/RS-485 收发器,由 3V 至 5.5V 的单电源供电。在所有运行模式下均可保护总线接口引脚不受过压条件破坏,可确保在恶劣的工业环境中实现稳定可靠的通信。

这些器件具有集成式 IEC ESD 保护,无需外部系统级保护组件。在更长的电缆敷设长度和/或存在大接地环路电压的情况下,扩展 ±25V 输入共模范围可保证数据通信稳定可靠。增强型 250mV 接收器迟滞可确保实现高噪声抑制。此外,当输入同时开路或短路时,接收器失效防护功能可保证处于逻辑高电平。


THVD24x0 器件采用小型 VSSOP 和 VSON 封装,适用于空间受限型 应用。这些器件在自然通风环境下的额定温度范围为 −40°C 至 125°C。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
	VSON (8)	3.00mm × 3.00mm
THVD2410 THVD2450	VSSOP (8)	3.00mm × 3.00mm
111702430	SOIC (8)	4.90mm × 3.91mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

THVD2410 和 THVD2450 简化原理图





		目录			
1	特性	1		8.3 Feature Description	
2	应用	1		8.4 Device Functional Modes	
3	说明	1	9	Application and Implementation	15
4	修订历史记录	2		9.1 Application Information	15
5	Pin Configuration and Functions			9.2 Typical Application	15
6	Specifications		10	Power Supply Recommendations	20
·	6.1 Absolute Maximum Ratings		11	Layout	21
	6.2 ESD Ratings			11.1 Layout Guidelines	21
	6.3 ESD Ratings [IEC]			11.2 Layout Example	21
	6.4 Recommended Operating Conditions		12	器件和文档支持	22
	6.5 Thermal Information			12.1 器件支持	<u>22</u>
	6.6 Power Dissipation	5		12.2 第三方产品免责声明	22
	6.7 Electrical Characteristics			12.3 相关链接	22
	6.8 Switching Characteristics	7		12.4 接收文档更新通知	<mark>22</mark>
	6.9 Switching Characteristics	7		12.5 社区资源	<mark>22</mark>
	6.10 Typical Characteristics	3		12.6 商标	<mark>22</mark>
7	Parameter Measurement Information 10)		12.7 静电放电警告	22
8	Detailed Description 12	2		12.8 Glossary	<mark>22</mark>
-	8.1 Overview		13	机械、封装和可订购信息	<mark>22</mark>
	8.2 Functional Block Diagrams				


4 修订历史记录

CI	hanges from Original (July 2019) to Revision A	Page
•	删除了应用: 地震测试设备	
•	已删除 删除了器件信息 表中 THVD2410 的产品预览说明	




5 Pin Configuration and Functions

THVD2410, THVD2450 Devices 8-Pin D (SOIC) and DGK (VSSOP) Packages Top View



THVD2410, THVD2450 Devices 8-Pin DRB Package (VSON) Top View



Pin Functions

					diotions		
PIN				I/O	DESCRIPTION		
NAME	D	DGK	DRB	1/0	DESCRIPTION		
Α	6	6	6	Bus input/output	Bus I/O port, A (complementary to B)		
В	7	7	7	Bus input/output	s input/output Bus I/O port, B (complementary to A)		
D	4	4	4	Digital input	Digital input Driver data input		
DE	3	3	3	Digital input	Driver enable, active high (2-MΩ internal pull-down)		
GND	5	5	5	Ground	Device ground		
R	1	1	1	Digital output	Receive data output		
V _{CC}	8	8	8	Power	3.3-V to 5-V supply		
RE	2	2	2	Digital input	Receiver enable, active low (2-MΩ internal pull-up)		
Thermal Pad	_	_	_	_	No electrical connection. Should be connected to GND plane for optimal thermal performance		



Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage	V _{CC}	-0.5	7	V
Bus voltage	Range at any bus pin (A or B) as differential or common-mode with respect to GND	-70	70	V
Input voltage	Range at any logic pin (D, DE, or RE)	-0.3	5.7	V
Receiver output current	Io	-24	24	mA
Storage temperature	T _{stg}	-65	170	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
V _(ESD) E		Human-body model (HBM), per	Bus terminals and GND	±16,000	V
	Electrostatic discharge	ANSI/ESDA/JEDEC JS-001 (1)	All pins except bus terminals and GND	±8,000	V
		Charged-device model (CDM), per JEDEC specific	±1,500	V	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 ESD Ratings [IEC]

	Clastrostatic discharge	Contact discharge, per IEC 61000-4-2	Bus terminals and GND	±12,000	V	
V _(ESD)	Electrostatic discharge	Air-gap discharge, per IEC 61000-4-2	Bus terminals and GND	±12,000	V	
V _(EFT)	Electrical fast transient	Per IEC 61000-4-4	Bus terminals	±4,000	V	



6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		3		5.5	V
VI	Input voltage at any bus ter	rminal (separately or common mode) ⁽¹⁾	-25		25	V
V _{IH}	High-level input voltage (dr	High-level input voltage (driver, driver enable, and receiver enable inputs)				V
V _{IL}	Low-level input voltage (dri	Low-level input voltage (driver, driver enable, and receiver enable inputs)			0.8	V
V _{ID}	Differential input voltage	Differential input voltage			25	V
lo	Output current, driver				60	mA
I _{OR}	Output current, receiver		-8		8	mA
R _L	Differential load resistance		54	60		Ω
4 4	Circolina anto	THVD2410			500	kbps
1/t _{UI}	Signaling rate	Signaling rate THVD2450			50	Mbps
T _A	Operating ambient tempera	bient temperature			125	°C
TJ	Junction temperature		-40		150	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

6.5 Thermal Information

THERMAL METRIC ⁽¹⁾		THVD2410 THVD2450	THVD2410 THVD2450	THVD2410 THVD2450	
		D (SOIC)	DGK (VSSOP)	DRB (VSON)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115.9	164.0	47.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	53.1	49.5	49.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	60.1	85.5	20.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	10.1	5.1	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	59.2	83.7	20.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	5.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.6 Power Dissipation

	PARAMETER	TEST COND	TEST CONDITIONS			
P _D		Unterminated	THVD2410	500 kbps	130	mW
		$R_L = 300 \Omega$, $C_L = 50 pF (driver)$	THVD2450	50 Mbps	340	IIIVV
	Driver and receiver enabled,	RS-422 load $R_L = 100 \Omega$, $C_L = 50 pF$ (driver)	THVD2410	500 kbps	170	mW
	V _{CC} = 5.5 V, T _A = 125 °C, random data (PRBS7) at signaling rate		THVD2450	50 Mbps	340	IIIVV
	, , , , , , , , , , , , , , , , , , , ,	RS-485 load $R_L = 54 \Omega$, $C_L = 50 pF$ (driver)	THVD2410	500 kbps	240	mW
			THVD2450	50 Mbps	370	IIIVV



6.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of $V_{CC} = 5 \text{ V}$.

	PARAMETER	•	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver								
		$R_L = 60 \Omega$, $-25 V \le V_{test} \le 25$	5 V (See 图 10)		1.5	3.3		V
IV I	Driver differential output	$R_L = 60 \Omega$, $-25 V \le V_{test} \le 25$	5 V, 4.5 V ≤ V _{CC} ≤ 5.5 V	(See 图 10)	2.1	3.3		V
V _{OD}	voltage magnitude	R _L = 100 Ω (See 图 11)			2	4		V
		R _L = 54 Ω (See 🔀 11)			1.5	3.3		V
$\Delta V_{OD} $	Change in differential output voltage	R_L = 54 Ω or 100 Ω (See \blacksquare	c _L = 54 Ω or 100 Ω (See 📳 11)				50	mV
V_{OC}	Common-mode output voltage	R_L = 54 Ω or 100 Ω (See \blacksquare	11)		1	V _{CC} /2	3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage	R_L = 54 Ω or 100 Ω (See \blacksquare	11)		-50		50	mV
Ios	Short-circuit output current	$DE = V_{CC}$, -70 $V \le (V_A \text{ or } V_B)$	≤ 70 V		-250		250	mA
Receiver	r							
				V _I = 12 V		75	125	
	Bus input current	DE = 0 V, V _{CC} = 0 V or 5.5	DE = 0 V, V _{CC} = 0 V	V _I = 25 V		150	250	
I _I	Bus input current	V	or 5.5 V	$V_I = -7 V$	-100	-40		μΑ
				$V_1 = -25 \text{ V}$	-250	-150		
V_{TH+}	Positive-going input threshold voltage ⁽¹⁾							mV
$V_{\text{TH-}}$	Negative-going input threshold voltage ⁽¹⁾	Over common-mode range of	Over common-mode range of ± 25 V				-40	mV
V _{HYS}	Input hysteresis							mV
V _{TH_FSH}	Input fail-safe threshold				-40		40	mV
$C_{A,B}$	Input differential capacitance	Measured between A and B,	f = 1 MHz			50		pF
V _{OH}	Output high voltage	I _{OH} = -8 mA			V _{CC} - 0.4	V _{CC} - 0.2		V
V _{OL}	Output low voltage	I _{OL} = 8 mA				0.2	0.4	V
I _{OZ}	Output high-impedance current	$V_{O} = 0 \text{ V or } V_{CC}, \overline{RE} = V_{CC}$			-1		1	μA
Logic		1					ų.	
I _{IN}	Input current (DE)	$3 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}, 0 \text{ V} \le \text{V}_{IN}$	≤ V _{CC}				5	μA
I _{IN}	Input current (D, RE)	$3 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}, 0 \text{ V} \le \text{V}_{IN}$	≤ V _{CC}		-5			μA
Thermal	Protection							
T _{SHDN}	Thermal shutdown threshold	Temperature rising			150	170		°C
T _{HYS}	Thermal shutdown hysteresis					10		°C
Supply	+	•						
		Driver and receiver enabled		\overline{RE} = 0 V, DE = V _{CC} , No load		3.5	5.6	mA
	Cumply gurgest (suites and	Driver enabled, receiver disa	bled	$\overline{RE} = V_{CC}$, DE = V_{CC} , No load		2.5	4.4	mA
I _{CC}	Supply current (quiescent)	Driver disabled, receiver ena	bled	RE = 0 V, DE = 0 V, No load		1.8	2.4	mA
		Driver and receiver disabled		RE = V _{CC} , DE = 0 V, D = open, No load		0.1	1	μA

⁽¹⁾ Under any specific conditions, V_{TH+} is assured to be at least V_{HYS} higher than V_{TH-} .



6.8 Switching Characteristics

500-kbps device (THVD2410) over recommended operating conditions. All typical values are at 25°C and supply voltage of $V_{CC} = 5 \text{ V}$.

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT				
Driver											
t _r , t _f	Differential output rise/fall time			240	280	600	ns				
t _{PHL} , t _{PLH}	Propagation delay	$R_L = 54 \Omega$, $C_L = 50 pF$	See 图 12		275	350	ns				
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}					10	ns				
t _{PHZ} , t _{PLZ}	Disable time				45	95	ns				
	F 11 3	RE = 0 V	See 图 13 and 图 14		175	270	ns				
t _{PZH} , t _{PZL}	Enable time	RE = V _{CC}			1.5	4	μs				
t _{SHDN}	Time to shutdown	RE = V _{CC}		50		500	ns				
Receiver											
t _r , t _f	Output rise/fall time				13	20	ns				
t _{PHL} , t _{PLH}	Propagation delay	C _L = 15 pF	See 图 15		50	80	ns				
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}					7	ns				
t _{PHZ} , t _{PLZ}	Disable time				30	40	ns				
t _{PZH(1)} ,		DE = V _{CC}	See 图 16		90	120	ns				
$t_{PZL(1)},\\t_{PZH(2)},\\t_{PZL(2)}$	Enable time	DE = 0 V	See 图 17		2	4	μS				
t _{D(OFS)}	Delay to enter fail-safe operation	0 45 5	0 15 40	7	10	18	μS				
t _{D(FSO)}	Delay to exit fail-safe operation	$C_L = 15 \text{ pF}$	See 图 18	35	45	60	ns				
t _{SHDN}	Time to shutdown	DE = 0 V	See 🛭 17	50		500	ns				


6.9 Switching Characteristics

50-Mbps device (THVD2450) over recommended operating conditions. All typical values are at 25°C and supply voltage of $V_{CC} = 5 \text{ V}$.

PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
Differential output rise/fall time				5	7	ns
Propagation delay	$R_L = 54 \Omega, C_L = 50 pF$	See 图 12	5	10	16	ns
Pulse skew, t _{PHL} - t _{PLH}					3.5	ns
Disable time				11	30	ns
F 11 0	time $\frac{\overline{RE} = 0 \text{ V}}{\overline{RE} = V_{CC}}$ See $\boxed{8}$ 13 and $\boxed{8}$ 14			8	25	ns
Enable time				1.5	4	μS
Time to shutdown	RE = V _{CC}		50		500	ns
Output rise/fall time				2	6	ns
Propagation delay	C _L = 15 pF	See 图 15		40	55	ns
Pulse skew, t _{PHL} - t _{PLH}					4	ns
Disable time				7	15	ns
	DE = V _{CC}	See 图 16		50	70	ns
Enable time	DE = 0 V	See 图 17		2	4	μS
Delay to enter fail-safe operation	0 45 -5	0 2 40	7	10	18	μS
Delay to exit fail-safe operation	C _L = 15 pF	See 🔁 18	25	35	50	ns
Time to shutdown	DE = 0 V	See 图 17	50		500	ns
	Differential output rise/fall time Propagation delay Pulse skew, t _{PHL} - t _{PLH} Disable time Enable time Time to shutdown Output rise/fall time Propagation delay Pulse skew, t _{PHL} - t _{PLH} Disable time Enable time Delay to enter fail-safe operation Delay to exit fail-safe operation	$ \begin{array}{ c c c } \hline \text{Differential output rise/fall time} \\ \hline \text{Propagation delay} \\ \hline \text{Pulse skew, } t_{\text{PHL}} - t_{\text{PLH}} \\ \hline \hline \text{Disable time} \\ \hline \hline \text{Enable time} \\ \hline \hline \text{Cutput rise/fall time} \\ \hline \hline \text{Propagation delay} \\ \hline \hline \text{Pulse skew, } t_{\text{PHL}} - t_{\text{PLH}} \\ \hline \hline \text{Disable time} \\ \hline \hline \hline \text{CL} = 15 \text{ pF} \\ \hline \hline \text{Delay to enter fail-safe operation} \\ \hline \hline \text{Delay to exit fail-safe operation} \\ \hline \hline \text{Delay to exit fail-safe operation} \\ \hline \hline \hline \text{CL} = 15 \text{ pF} \\ \hline \hline \text{Delay to exit fail-safe operation} \\ \hline \hline \text{Delay to exit fail-safe operation} \\ \hline \hline \hline \text{Delay to exit fail-safe operation} \\ \hline \hline \hline \text{Delay to exit fail-safe operation} \\ \hline \hline \hline \text{Delay to exit fail-safe operation} \\ \hline \hline \hline \text{Delay to exit fail-safe operation} \\ \hline \hline \hline \text{Delay to exit fail-safe operation} \\ \hline \hline \hline \text{Delay to exit fail-safe operation} \\ \hline \hline \ \text{Delay to exit fail-safe operation} \\ \hline \hline \ \text{Delay to exit fail-safe operation} \\ \hline \hline \ \text{Delay to exit fail-safe operation} \\ \hline \ \ \text{Delay to exit fail-safe operation} \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	$\begin{array}{ c c c c }\hline \text{Differential output rise/fall time} \\ \hline \text{Propagation delay} \\ \hline \text{Pulse skew, } t_{\text{PHL}} - t_{\text{PLH}} \\ \hline \\ \hline \text{Disable time} \\ \hline \\ \hline \text{Enable time} \\ \hline \hline \\ \hline \text{Cutput rise/fall time} \\ \hline \hline \\ \hline \text{Propagation delay} \\ \hline \\ \hline \text{Propagation delay} \\ \hline \\ \hline \text{Pulse skew, } t_{\text{PHL}} - t_{\text{PLH}} \\ \hline \\ \hline \\ \hline \text{Disable time} \\ \hline \\ $	$\begin{array}{ c c c c }\hline \text{Differential output rise/fall time} \\ \hline \text{Propagation delay} \\ \hline \text{Pulse skew, } t_{\text{PHL}} - t_{\text{PLH}} \\ \hline \hline \text{Disable time} \\ \hline \hline \text{Enable time} \\ \hline \hline \\ \hline \text{Propagation delay} \\ \hline \hline \text{Enable time} \\ \hline \hline \\ \hline \text{Time to shutdown} \\ \hline \hline \\ \hline $	$ \begin{array}{ c c c c c }\hline \text{Differential output rise/fall time} \\ \hline \text{Propagation delay} \\ \hline \text{Pulse skew, } t_{\text{PHL}} - t_{\text{PLH}} \\ \hline \\ \hline \text{Disable time} \\ \hline \\ \hline \text{Enable time} \\ \hline \hline \\ \hline \text{Cutput rise/fall time} \\ \hline \hline \\ \hline \text{Propagation delay} \\ \hline \hline \\ \hline \text{RE} = 0 \text{ V} \\ \hline \hline \\ \hline \text{RE} = V_{\text{CC}} \\ \hline \hline \\ \hline$	$ \begin{array}{ c c c c c } \hline \text{Differential output rise/fall time} \\ \hline \text{Propagation delay} \\ \hline \text{Pulse skew, } t_{\text{PHL}} - t_{\text{PLH}} \\ \hline \hline \\ \hline \text{Disable time} \\ \hline \hline \\ \hline \text{Enable time} \\ \hline \hline \\ \hline $


TEXAS INSTRUMENTS

6.10 Typical Characteristics





Typical Characteristics (接下页)



ΔVOC(SS)

7 Parameter Measurement Information




图 10. Measurement of Driver Differential Output Voltage With Common-Mode Load




图 11. Measurement of Driver Differential and Common-Mode Output With RS-485 Load






图 12. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



Copyright © 2017, Texas Instruments Incorporated

图 13. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load




Copyright © 2017, Texas Instruments Incorporated

图 14. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load



Parameter Measurement Information (接下页)







图 15. Measurement of Receiver Output Rise and Fall Times and Propagation Delays









图 16. Measurement of Receiver Enable/Disable Times With Driver Enabled





Copyright © 2017, Texas Instruments Incorporated

图 17. Measurement of Receiver Enable Times With Driver Disabled



Copyright © 2017, Texas Instruments Incorporated

图 18. Measurement of Fail-Safe Delay



8 Detailed Description

8.1 Overview

THVD2410 and THVD2450 are fault-protected, half duplex RS-485 transceivers available in two speed grades suitable for data transmission up to 500 kbps and 50 Mbps respectively. The devices have active-high driver enables and active-low receiver enables. A shutdown current of less than 1 μA can be achieved by disabling both driver and receiver.

8.2 Functional Block Diagrams




图 19. THVD2410 and THVD2450 Block Diagram

8.3 Feature Description

8.3.1 ±70-V Fault Protection

THVD24x0 transceivers have extended bus fault protection compared to standard RS-485 devices. Transceivers that operate in rugged industrial environments are often exposed to voltage transients greater than the -7 V to +12 V defined by the TIA/EIA-485A standard. To protect against such conditions, the generic RS-485 devices with lower absolute maximum ratings requires expensive external protection components. To simplify system design and reduce overall system cost, THVD24x0 devices are protected up to ±70 V without the need for any external components.

8.3.2 Integrated IEC ESD and EFT Protection

Internal ESD protection circuits protect the transceivers against electrostatic discharges (ESD) according to IEC 61000-4-2 of up to ±12 kV and against electrical fast transients (EFT) according to IEC 61000-4-4 of up to ±4 kV. THVD24x0 ESD structures help to limit voltage excursions and recover from them quickly that they allow EFT Criterion A at the system level (no data loss when transient noise is present).

8.3.3 Driver Overvoltage and Overcurrent Protection

The THVD24x0 drivers are protected against any DC supply shorts in the range of -70 V to +70 V. The devices internally limit the short circuit current to ±250 mA in order to comply with the TIA/EIA-485A standard. In addition, a fold-back current limiting circuit further reduces the driver short circuit current to less than ±5 mA if the output fault voltage exceeds |±25 V|.

All devices feature thermal shutdown protection that disables the driver and the receiver if the junction temperature exceeds the T_{SHDN} threshold due to excessive power dissipation.

8.3.4 Enhanced Receiver Noise Immunity

The differential receivers of THVD24x0 feature fully symmetric thresholds to maintain duty cycle of the signal even with small input amplitudes. In addition, 250 mV (typical) hysteresis ensures excellent noise immunity.



Feature Description (接下页)

8.3.5 Receiver Fail-Safe Operation

The receivers are fail-safe to invalid bus states caused by the following:

- · Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- · Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the receiver outputs a fail-safe logic high state if the input amplitude stays for longer than $t_{D(OFS)}$ at less than $|V_{TH\ FSH}|$.

8.3.6 Low-Power Shutdown Mode

Driving $\overline{\text{DE}}$ low and $\overline{\text{RE}}$ high for longer than 500 ns puts the devices into the shutdown mode. If either DE goes high or $\overline{\text{RE}}$ goes low, the counters reset. The devices does not enter the shutdown mode if the enable pins are in disable state for less than 50 ns. This feature prevents the devices from accidentally going into shutdown mode due to skew between DE and $\overline{\text{RE}}$.

8.4 Device Functional Modes

8.4.1 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse: B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to V_{CC} , thus, when left open while the driver is enabled, output A turns high and B turns low.

INPUT	ENABLE	OUTI	PUTS	FUNCTION				
D	DE	DE A		FUNCTION				
Н	Н	Н	L	Actively drive bus high				
L	Н	L H		Actively drive bus low				
Х	L	Z	Z	Driver disabled				
Х	OPEN	Z	Z	Driver disabled by default				
OPEN	Н	Н	L	Actively drive bus high by default				

表 1. Driver Function Table



When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is higher than the positive input threshold, V_{TH+} , the receiver output, R, turns high. When V_{ID} is lower than the negative input threshold, V_{TH-} , the receiver output, R, turns low. If V_{ID} is between V_{TH+} and V_{TH-} the output is indeterminate.

When $\overline{\text{RE}}$ is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted to one another (short-circuit), or the bus is not actively driven (idle bus).

表 2. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
$V_{ID} = V_A - V_B$	RE	R	FUNCTION
$V_{TH+} < V_{ID}$	L	Н	Receive valid bus high
$V_{TH-} < V_{ID} < V_{TH+}$	L	?	Indeterminate bus state
$V_{ID} < V_{TH-}$	L	L	Receive valid bus low
X	Н	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

THVD2410 and THVD2450 are fault-protected, half-duplex RS-485 transceivers commonly used for asynchronous data transmissions. For these devices, the driver and receiver enable pins allow for the configuration of different operating modes.

9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, generally allows for higher data rates over longer cable length.




图 20. Typical RS-485 Network With Half-Duplex Transceivers

9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the short the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.

(1)

Typical Application (接下页)




图 21. Cable Length vs Data Rate Characteristic

Even higher data rates are achievable (that is, 50 Mbps for the THVD2450) in cases where the interconnect is short enough (or has suitably low attenuation at signal frequencies) to not degrade the data.

9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections of varying phase as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in 公式 1.

$$L_{(STUB)} \le 0.1 \times t_r \times v \times c$$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light $(3 \times 10^8 \text{ m/s})$
- v is the signal velocity of the cable or trace as a factor of c

9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to drive 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Because the THVD24x0 devices consist of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.



Typical Application (接下页)

9.2.1.4 Transient Protection

The bus pins of the THVD24x0 transceivers include on-chip ESD protection against ± 30 -kV HBM and ± 12 -kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance, $C_{(S)}$, and 78% lower discharge resistance, $R_{(D)}$, of the IEC model produce significantly higher discharge currents than the HBM model. As stated in the IEC 61000-4-2 standard, contact discharge is the preferred transient protection test method.





图 22. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients.

EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

₹ 23 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left hand diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automation.

The right hand diagram shows the pulse power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems.






图 23. Power Comparison of ESD, EFT, and Surge Transients



Typical Application (接下页)

In the case of surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver.
24 shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing.




图 24. Comparison of Transient Energies



Typical Application (接下页)

9.2.2 Detailed Design Procedure

图 25 suggests a protection circuit against 1 kV surge (IEC 61000-4-5) transients. 表 3 shows the associated bill of materials. SMAJ30CA TVS diodes are rated to operate up to 30 V. This ensures the protection diodes do not conduct if a direct RS-485 bus shorts to 24-V DC industrial power rail.




图 25. Transient Protection Against Surge Transients for Half-Duplex Devices


表 3. Components List⁽¹⁾

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER
XCVR	RS-485 transceiver	THVD24x0	TI
TVS	Bidirectional 400-W transient suppressor	SMAJ30CA	Littelfuse

(1) See 器件支持



9.2.3 Application Curves



10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100 nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.



11 Layout

11.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V_{CC} and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply 100-nF to 220-nF decoupling capacitors as close as possible to the V_{CC} pins of transceiver, UART and/or controller ICs on the board.
- 5. Use at least two vias for V_{CC} and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
- 6. Use $1-k\Omega$ to $10-k\Omega$ pull-up and pull-down resistors for enable lines to limit noise currents in these lines during transient events.
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.

11.2 Layout Example




图 30. Half-Duplex Layout Example



12 器件和文档支持

12.1 器件支持

12.2 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

12.3 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件,以及立即订购快速访问。

表 4. 相关链接

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
THVD2410	单击此处	单击此处	单击此处	单击此处	单击此处
THVD2450	单击此处	单击此处	单击此处	单击此处	单击此处

12.4 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。.

12.5 社区资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.6 商标

E2E is a trademark of Texas Instruments.

12.7 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
THVD2410DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	(6) NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	2410	Samples
THVD2410DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2410	Samples
THVD2410DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2410	Samples
THVD2450DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	2450	Samples
THVD2450DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2450	Samples
THVD2450DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2450	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Nov-2020


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD2410DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THVD2410DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THVD2410DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
THVD2450DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THVD2450DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THVD2450DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 10-Nov-2020



*All dimensions are nominal

All difficultions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THVD2410DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
THVD2410DR	SOIC	D	8	2500	853.0	449.0	35.0
THVD2410DRBR	SON	DRB	8	3000	367.0	367.0	35.0
THVD2450DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
THVD2450DR	SOIC	D	8	2500	853.0	449.0	35.0
THVD2450DRBR	SON	DRB	8	3000	367.0	367.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司