

# TPS65988DK Dual Port USB Type-C and USB PD Controller with Integrated Power Switches For USB4 Devices

# 1 Features

- USB Power Delivery (PD) controller
  - USB PD 3.0 compliant
  - Fast role swap support
  - USB4 compliant
  - Physical layer and policy engine
  - Configurable at boot and host-controlled
- USB Type-C specification compliant
  - Cable attach and orientation detection
  - Default, 1.5-A, or 3-A power advertisement
  - Up to 600-mA VConn current
- Port power switch
  - Two 5 V to 20 V, 5-A bidirectional switches to or from VBUS
  - Up to 10-A adjustable current limiting
  - Ideal diode reverse current protection
  - Undervoltage, and overvoltage protection
  - Slew rate control
  - 5-V, 600-mA VConn source
- I2C Master write control for alt mode muxes and variable DCDCs
- Alternate mode support

- Displayport
- Thunderbolt<sup>™</sup>
- Power management
  - Power supply from 3.3 V or VBUS source
  - 3.3-V LDO Output for dead battery support
  - 7-mm × 7-mm QFN package
  - 0.4-mm pitch
  - 56 pin

# **2** Applications

- Docking systems
- Monitors
- USB4 Hubs


# **3 Description**

The TPS65988DK is a stand-alone USB Type-C and Power Delivery (PD) controller providing cable plug and orientation detection for two USB Type-C connectors. Upon cable detection, the TPS65988DK communicates on the CC wire using the USB PD protocol. When cable detection and USB PD negotiation are complete, the TPS65988DK enables the appropriate power path and configures alternate mode settings for external multiplexers.

**Device Information** 

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TPS65988DK	QFN (56)	7.00 mm x 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Simplified Schematic** 



# **Table of Contents**

1	Features1
2	Applications1
	Description1
	Revision History2
	Pin Configuration and Functions3
6	Specifications7
	6.1 Absolute Maximum Ratings7
	6.2 ESD Ratings7
	6.3 Recommended Operating Conditions7
	6.4 Thermal Information8
	6.5 Power Supply Requirements and Characteristics8
	6.6 Power Consumption Characteristics9
	6.7 Power Switch Characteristics
	6.8 Cable Detection Characteristics
	6.9 USB-PD Baseband Signal Requirements and
	Characteristics
	6.10 Thermal Shutdown Characteristics
	6.11 Oscillator Characteristics
	6.12 I/O Characteristics
	6.13 I <sup>2</sup> C Requirements and Characteristics
	6.14 SPI Master Timing Requirements
	6.15 HPD Timing Requirements
-	6.16 Typical Characteristics
	Parameter Measurement Information
ø	Detailed Description
	8.1 Overview
	8.2 Functional Block Diagram
	8.3 Feature Description
0	
3	Application and Implementation42

9.1 Application Information	
9.2 Typical Applications	42
10 Power Supply Recommendations	
10.1 3.3-V Power	47
10.2 1.8-V Power	47
10.3 Recommended Supply Load Capacitance	47
11 Layout	48
11.1 Layout Guidelines	48
11.2 Layout Example	48
11.3 Stack-up and Design Rules	
11.4 Main Component Placement	<mark>50</mark>
11.5 Super Speed Type-C Connectors	50
11.6 Capacitor Placement	51
11.7 CC1/2 Capacitors & ADCIN1/2 Resistors	<mark>52</mark>
11.8 CC and SBU Protection Placement	
11.9 CC Routing	54
11.10 DRAIN1 and DRAIN2 Pad Pours	<mark>55</mark>
11.11 VBUS Routing	57
11.12 Completed Layout	<mark>58</mark>
11.13 Power Dissipation	
12 Device and Documentation Support	<mark>60</mark>
12.1 Device Support	60
12.2 Documentation Support	<mark>60</mark>
12.3 Support Resources	<mark>60</mark>
12.4 Trademarks	60
12.5 Electrostatic Discharge Caution	<mark>60</mark>
12.6 Glossary	<mark>60</mark>
13 Mechanical, Packaging, and Orderable	
Information	<mark>60</mark>

# **4 Revision History**

DATE	REVISION	NOTES
September 2020	*	Initial release.



# **5 Pin Configuration and Functions**




Figure 5-1. RSH Package 56-Pin QFN Top View



# **Pin Functions**

PIN		TYPE <sup>(2)</sup> RESET STATE <sup>(1)</sup>		DESCRIPTION		
NAME	NO.			BEGORI HON		
ADCIN1	6	I	Input	Boot configuration Input. Connect to resistor divider between LDO_3V3 and GND.		
ADCIN2	10	I	Input	I2C address configuration Input. Connect to resistor divider between LDO_3V3 and GND.		
C1_CC1	24	I/O	High-Z	Output to Type-C CC or VCONN pin for port 1. Filter noise with capacitor to GND.		
C1_CC2	26	I/O	High-Z	Output to Type-C CC or VCONN pin for port 1. Filter noise with capacitor to GND.		
C1_USB_N (GPIO19)	53	I/O	Input (High-Z)	Port 1 USB D– connection for BC1.2 support.		
C1_USB_P (GPIO18)	50	I/O	Input (High-Z)	Port 1 USB D+ connection for BC1.2 support.		
C2_CC1	45	I/O	High-Z	Output to Type-C CC or VCONN pin for port 2. Filter noise with capacitor to GND.		
C2_CC2	47	I/O	High-Z	Output to Type-C CC or VCONN pin for port 2. Filter noise with capacitor to GND.		
C2_USB_N (GPIO21)	55	I/O	Input (High-Z)	Port 2 USB D– connection for BC1.2 support.		
C2_USB_P (GPIO20)	54	I/O	Input (High-Z)	Port 2 USB D+ connection for BC1.2 support.		
DRAIN1	8, 15, 19, 58	_	_	Drain of internal power path 1. Connect thermal pad 58 to as big of pad as possible on PCB for best thermal performance. Short the other pins to this thermal pad.		
DRAIN2	7, 52, 56, 57	_	_	Drain of internal power path 2. Connect thermal pad 57 to as big of pad as possible on PCB for best thermal performance. Short the other pins to this thermal pad.		
GND	20, 51	_	_	Unused pin. Tie to GND.		
GPIO0	16	Ι/Ο	Input (High-Z)	General Purpose Digital I/O 0. Float pin when unused. GPIO0 is asserted low during the TPS65988DK boot process. Once device configuration and patches are loaded GPIO0 is released.		
GPIO1	17	I/O	Input (High-Z)	General Purpose Digital I/O 1. Ground pin with a $1-M\Omega$ resistor when unused in the application.		
GPIO2	18	I/O	Input (High-Z)	General Purpose Digital I/O 2. Float pin when unused.		
GPIO3 (HPD1)	30	I/O	Input (High-Z)	General Purpose Digital I/O 3. Configured as Hot Plug Detect (HPD) TX and RX for port 1 when DisplayPort alternate mode is enabled. Float pin when unused.		
GPIO4 (HPD2)	31	Ι/Ο	Input (High-Z)	General Purpose Digital I/O 4. Configured as Hot Plug Detect (HPD) TX and RX for port 2 when DisplayPort alternate mode is enabled. Float pin when unused.		
I2C3_SCL (GPIO5)	21	I/O	Input (High-Z)	I2C port 3 serial clock. Open-drain output. Tie pin to I/O voltage through a 10-k $\Omega$ resistance when used. Float pin when unused.		
I2C3_SDA (GPIO6)	22	I/O	Input (High-Z)	I2C port 3 serial data. Open-drain output. Tie pin to I/O voltage through a $10$ -k $\Omega$ resistance when used. Float pin when unused.		
12C3_IRQ (GPIO7)	23	I/O	Input (High-Z)	I2C port 3 interrupt detection (port 3 operates as an I2C Master Only). Active low detection. Connect to the I2C slave's interrupt line to detect when the slave issues an interrupt. Float pin when unused.		



PIN	I	TVDC(2)		DESCRIPTION
NAME	NO.	TYPE <sup>(2)</sup>	RESET STATE <sup>(1)</sup>	DESCRIPTION
GPIO12	40	I/O	Input (High-Z)	General Purpose Digital I/O 12. Float pin when unused.
GPIO13	41	I/O	Input (High-Z)	General Purpose Digital I/O 13. Float pin when unused.
GPIO14 (PWM)	42	I/O	Input (High-Z)	General Purpose Digital I/O 14. May also function as a PWM output. Float pin when unused.
GPIO15 (PWM)	43	I/O	Input (High-Z)	General Purpose Digital I/O 15. May also function as a PWM output. Float pin when unused.
GPIO16 (PP_EXT1)	48	I/O	Input (High-Z)	General Purpose Digital I/O 16. May also function as single wire enable signal for external power path 1. Pull-down with external resistor when used for external path control. Float pin when unused.
GPIO17 (PP_EXT2)	49	I/O	Input (High-Z)	General Purpose Digital I/O 17. May also function as single wire enable signal for external power path 2. Pull-down with external resistor when used for external path control. Float pin when unused.
HRESET	44	I/O	Input	Active high hardware reset input. Will reinitialize all device settings. Ground pin when HRESET functionality will not be used.
I2C1_IRQ	29	0	High-Z	I2C port 1 interrupt. Active low. Implement externally as an open drain with a pull-up resistance. Float pin when unused.
I2C1_SCL	27	I/O	High-Z	I2C port 1 serial clock. Open-drain output. Tie pin to I/O voltage through a 10-k $\Omega$ resistance when used or unused.
I2C1_SDA	28	I/O	High-Z	I2C port 1 serial data. Open-drain output. Tie pin to I/O voltage through a 10-k $\Omega$ resistance when used or unused.
I2C2_IRQ	34	0	High-Z	I2C port 2 interrupt. Active low. Implement externally as an open drain with a pull-up resistance. Float pin when unused.
I2C2_SCL	32	I/O	High-Z	I2C port 2 serial clock. Open-drain output. Tie pin to I/O voltage through a 10-k $\Omega$ resistance when used or unused.
I2C2_SDA	33	I/O	High-Z	l2C port 2 serial data. Open-drain output. Tie pin to l/O voltage through a 10-k $\Omega$ resistance when used or unused.
LDO_1V8	35	PWR	_	Output of the 1.8-V LDO for internal circuitry. Bypass with capacitor to GND
LDO_3V3	9	PWR	_	Output of the VBUS to 3.3-V LDO or connected to VIN_3V3 by a switch. Main internal supply rail. Used to power external flash memory. Bypass with capacitor to GND.
PP1_CABLE	25	PWR	_	5-V supply input for port 1 C_CC pins. Bypass with capacitor to GND.
PP2_CABLE	46	PWR	_	5-V supply input for port 2 C_CC pins. Bypass with capacitor to GND.
PP_HV1	11, 12	PWR	_	System side of first VBUS power switch. Bypass with capacitor to ground. Tie to ground when unused.
PP_HV2	1, 2	PWR	_	System side of second VBUS power switch. Bypass with capacitor to ground. Tie to ground when unused.
SPI_CLK	38	I/O	Input	SPI serial clock. Ground pin when unused.
SPI_MISO	36	I/O	Input	SPI serial master input from slave. Ground pin when unused.

Product Folder Links: TPS65988DK

#### TPS65988DK SLVSFN9 – SEPTEMBER 2020



PI	N	TYPE <sup>(2)</sup> RESET STATE <sup>(1)</sup>		DESCRIPTION		
NAME	NO.		RESET STATE DESCRIPTION			
SPI_MOSI	37	I/O	Input	SPI serial master output to slave. Ground pin when unused.		
SPI_SS	39	I/O	Input	SPI slave select. Ground pin when unused.		
VBUS1	13, 14	PWR	_	Port side of first VBUS power switch. Bypass with capacitor to ground.		
VBUS2	3, 4	PWR	_	Port side of second VBUS power switch. Bypass with capacitor to ground.		
VIN_3V3	5	PWR	_	Supply for core circuitry and I/O. Bypass with capacitor to GND.		
Thermal Pad (PPAD)	59	GND	_	Ground reference for the device as well as thermal pad used to conduct heat. from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad must be connected to a ground plane.		

(1) Reset State indicates the state of a given pin immediately following power application, prior to any configuration from firmware.

(2) I = input, O = output, I/O = bidirectional, GND = ground, PWR = power, NC = no connect.



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
Input voltage <sup>(2)</sup>	PPx_CABLE	-0.3	6	V	
	VIN_3V3	-0.3	3.6	v	
	LDO_1V8	-0.3	2		
Output voltage <sup>(2)</sup>	LDO_3V3	-0.3	3.6	V	
	IZCX_IRQ, SPI_MOSI, SPI_CLK, SPI_SS, SWD_CLK	-0.3	LDO_3V3 + 0.3 <sup>(3)</sup>		
	PP_HVx, VBUSx <sup>(4)</sup>	-0.3	24		
I/O voltage <sup>(2)</sup>	I2Cx_SDA, I2Cx_SCL, SPI_MISO, GPIOn, HRESET, ADCINx	-0.3	LDO_3V3 + 0.3 <sup>(3)</sup>	V	
	Cx_USB_P, Cx_USB_N	-0.5	6	v	
	Cx_CC1, Cx_CC2	-0.5	6		
Operating junctio	Dperating junction temperature, T <sub>J</sub>		125	°C	
Operating junctio	Dperating junction temperature PPHV switch, TJ		150	°C	
Storage temperat	ure, T <sub>stg</sub>	-55	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to underside power pad. The underside power pad should be directly connected to the ground plane of the board.

(3) Not to exceed 3.6 V.

(4) For VBUSx a TVS with a break down voltage falling between the Recommended max and the Abs max value is recommended such as TVS2200.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	NOM MAX	UNIT	
	VIN_3V3	3.135	3.45		
Input voltage, V <sub>I</sub> <sup>(1)</sup>	PP_CABLE	2.95	5.5	V	
	PP_HV	4.5	22		
	VBUS	4	22		
I/O voltage, V <sub>IO</sub> <sup>(1)</sup>	Cx_USB_P, Cx_USB_N	0	LDO_3V3	V	
	Cx_CC1, Cx_CC2	0	5.5	v	
	GPIOn, I2Cx_SDA, I2Cx_SCL, SPI, ADCIN1, ADCIN2	0	LDO_3V3		
Dperating ambient temperature, T <sub>A</sub>		-10	75	°C	
Operating junction temp	erature, T <sub>J</sub>	-10	125		

(1) All voltage values are with respect to underside power pad. Underside power pad must be directly connected to ground plane of the board.



# 6.4 Thermal Information

	TPS65988	
THERMAL METRIC <sup>(1)</sup>	RSH (QFN)	UNIT
	48 PINS	
Junction-to-ambient thermal resistance	36.4	°C/W
Junction-to-case (top) thermal resistance	28.3	°C/W
Junction-to-board thermal resistance	13.7	°C/W
Junction-to-top characterization parameter	11.3	°C/W
Junction-to-board characterization parameter	13.6	°C/W
Junction-to-case (bottom GND pad) thermal resistance	0.7	°C/W
Junction-to-case (bottom DRAIN1/2 pad) thermal resistance	5.6	°C/W
	Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter Junction-to-case (bottom GND pad) thermal resistance	THERMAL METRIC <sup>(1)</sup> RSH (QFN)           A8 PINS         48 PINS           Junction-to-ambient thermal resistance         36.4           Junction-to-case (top) thermal resistance         28.3           Junction-to-board thermal resistance         11.3           Junction-to-board characterization parameter         11.3           Junction-to-board characterization parameter         0.7

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) Thermal metrics are not JDEC standard values and are based on the TPS65988 evaluation board.

## 6.5 Power Supply Requirements and Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTERNAL						
V <sub>IN_3V3</sub>	Input 3.3-V supply		3.135	3.3	3.45	V
PP_CABLE	Input to power Vconn output on C_CC pins		2.95	5	5.5	V
PP_HV	Source power from PP_HV to VBUS		4.5	5	22	V
VBUS	Sink power from VBUS to PP_HV		4	5	22	V
C <sub>VIN_3V3</sub>	Recommended capacitance on the VIN_3V3 pin		5	10		μF
C <sub>PP_CABLE</sub>	Recommended capacitance on PPx_CABLE pins		2.5	4.7		μF
$C_{PP_HV_SRC}$	Recommended capacitance on PP_HVx pin when configured as a source		2.5	4.7		μF
$C_{PP\_HV\_SNK}$	Recommended capacitance on PP_HVx pin when configured as a sink		1	47	120	μF
C <sub>VBUS</sub>	Recommended capacitance on VBUSx pins		0.5	1	12	μF
INTERNAL					·	
V <sub>LDO_3V3</sub>	Output voltage of LDO from VBUS to LDO_3V3	VIN_3V3 = 0 V, VBUS1 $\ge$ 4 V, 0 $\le$ I <sub>LOAD</sub> $\le$ 50 mA	3.15	3.3	3.45	V
V <sub>DO_LDO_3V3</sub>	Drop out voltage of LDO_3V3 from VBUS	I <sub>LOAD</sub> = 50 mA	250	500	850	mV
I <sub>LDO_3V3_EX</sub>	Allowed External Load current on LDO_3V3 pin				25	mA
V <sub>LDO_1V8</sub>	Output voltage of LDO_1V8	$0 \le I_{LOAD} \le 20 \text{ mA}$	1.75	1.8	1.85	V
V <sub>FWD_DROP</sub>	Forward voltage drop across VIN_3V3 to LDO_3V3 switch	I <sub>LOAD</sub> = 50 mA			200	mV
C <sub>LDO_3V3</sub>	Recommended capacitance on LDO_3V3 pin		5	10	25	μF
C <sub>LDO_1V8</sub>	Recommended capacitance on LDO_1V8 pin		2.2	4.7	6	μF
SUPERVISORY		•				
UV_LDO3V3	Undervoltage threshold for LDO_3V3. Locks out 1.8-V LDOs.	LDO_3V3 rising	2.2	2.325	2.45	V



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UVH_LDO3V3	Undervoltage hysteresis for LDO_3V3	LDO_3V3 falling	20	80	150	mV
UV_PCBL	Undervoltage threshold for PP_CABLE	PP_CABLE rising	2.5	2.625	2.75	V
UVH_PCBL	Undervoltage hysteresis for PP_PCABLE	PP_CABLE falling	20	50	80	mV
OV_VBUS	Overvoltage threshold for VBUS. This value is a 6-bit programmable threshold	VBUS rising	5		24	V
OVLSB_VBUS	Overvoltage threshold step for VBUS. This value is the LSB of the programmable threshold	VBUS rising		328		mV
OVH_VBUS	Overvoltage hysteresis for VBUS	VBUS falling, % of OV_VBUS	1.4	1.65	1.9	%
UV_VBUS	Undervoltage threshold for VBUS. This value is a 6-bit programmable threshold.	VBUS falling	2.5		18.21	V
UVLSB_VBUS	Undervoltage threshold step for VBUS. This value is the LSB of the programmable threshold.	VBUS falling		249		mV
UVH_VBUS	Undervoltage hysteresis for VBUS	VBUS rising, % of UV_VBUS	0.9	1.3	1.7	%

# 6.6 Power Consumption Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Sleep (Sink)	VIN_3V3 = 3.3 V, VBUS = 0 V, No cables connected, $T_j = 25^{\circ}C$ , configured as sink, BC1.2 disabled		45		μA
I <sub>VIN_3V3</sub> <sup>(1)</sup>	Sleep (Source/DRP)	VIN_3V3 = 3.3 V, VBUS = 0 V, No cables connected, $T_j = 25^{\circ}C$ , configured as source or DRP, BC1.2 disabled		55		μA
I <sub>VIN_3V3</sub> <sup>(1)</sup>	Idle (Attached)	VIN_3V3 = 3.3 V, Cables connected, No active PD communication, $T_j = 25^{\circ}C$		5		mA
I <sub>VIN_3V3</sub> <sup>(1)</sup>	Active	VIN_3V3 = 3.3 V, T <sub>j</sub> = 25°C		8		mA

(1) Does not include current draw due to GPIO loading

## **6.7 Power Switch Characteristics**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D	PP_CABLE to C_CCn power switch	$4.7 \le PP\_CABLE \le 5.5$		222	325	mΩ
R <sub>PPCC</sub>	resistance	2.95 ≤ PP_CABLE < 4.7		269	414	mΩ
R <sub>PPHV</sub>	PP_HVx to VBUSx power switch resistance	Tj = 25°C		25	33	mΩ
I <sub>PPHV</sub>	Continuous current capabillity of power path from PP_HVx to VBUSx	T <sub>A</sub> < 60°C <sup>(1)</sup>			5	А
		T <sub>J</sub> = 125°C			320	mA
IPPCC	power path from PP_CABLEx to Cx_CCn	T <sub>J</sub> = 85°C			600	mA
I <sub>HVACT</sub>	Active quiescent current from PP_HV pin, EN_HV = 1	Source Configuration, Comparator RCP function enabled, I <sub>LOAD</sub> = 100 mA		·	1	mA
I <sub>HVSD</sub>	Shutdown quiescent current from PP_HV pin, EN_HV = 0	V <sub>PPHV</sub> = 20 V			100	μA

TPS65988DK SLVSFN9 – SEPTEMBER 2020



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
			1.140	1.267	1.393	A
			1.380	1.533	1.687	А
			1.620	1.800	1.980	А
			1.860	2.067	2.273	Α
			2.100	2.333	2.567	А
			2.34	2.600	2.860	А
			2.580	2.867	3.153	A
			2.820	3.133	3.447	A
			3.060	3.400	3.74	A
	Over Current Clamp Firmware		3.300	3.667	4.033	A
000	Selectable Settings		3.540	3.933	4.327	A
			3.780	4.200	4.620	A
			4.020	4.467	4.913	A
			4.260	4.733	5.207	A
			4.500	5.00	5.500	A
			4.740	5.267	5.793	A
			4.980	5.533	6.087	A
			5.220	5.800	6.380	A
			5.460	6.067	6.673	A
			5.697	6.330	6.963	A A
	PP HV Quick Response Current		5.097	0.330	0.903	A
OCP	Limit			10		A
IMPPCC	PP_CABLE current limit		0.6	0.75	0.9	А
HV_ACC 1	PP_HV current sense accuracy	I = 100 mA, Reverse current blocking disabled	3.9	6	8.1	A/V
HV_ACC 1	PP_HV current sense accuracy	I = 200 mA	4.8	6	7.2	A/V
HV_ACC 1	PP_HV current sense accuracy	I = 500 mA	5.28	6	6.72	A/V
HV_ACC 1	PP_HV current sense accuracy	I≥1A	5.4	6	6.6	A/V
ON_HV	PP_HV path turn on time from enable to VBUS = 95% of PP_HV voltage	Configured as a source or as a sink with soft start disabled. PP_HV = 20 V, CVBUS = 10 $\mu$ F, I <sub>LOAD</sub> = 100 mA			8	ms
ON_FRS	PP_HV path turn on time from enable to VBUS = 95% of PP_HV voltage during an FRS enable	Configured as a source. PP_HV = 5 V, CVBUS = 10 $\mu$ F, I <sub>LOAD</sub> = 100 mA			150	μs
ON_CC	PP_CABLE path turn on time from enable to C_CCn = 95% of the PP_CABLE voltage	PP_CABLE = 5 V, C_CCn = 500 nF, I <sub>LOAD</sub> = 100 mA			2	ms
		I <sub>LOAD</sub> = 100 mA, setting 0	0.270	0.409	0.45	V/ms
	Configurable soft start slew rate for	I <sub>LOAD</sub> = 100 mA, setting 1	0.6	0.787	1	V/ms
SS	sink configuration	I <sub>LOAD</sub> = 100 mA, setting 2	1.2	1.567	1.7	V/ms
		$I_{LOAD}$ = 100 mA, setting 3	2.3	3.388	3.6	V/ms
	Reverse current blocking voltage	Diode Mode		6	10	mV
REVPHV	threshold for PP_HV switch	Comparator Mode		3	6	mV
SAFE0V	Voltage that is a safe 0 V per USB- PD specification		0		0.8	V
SAFE0V	Voltage transition time to VSAFE0V				650	ms
SRPOS	Maximum slew rate for positive voltage transitions				0.03	V/µs



	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
SRNEG	Maximum slew rate for negative voltage transitions		-0.03		V/µs
t <sub>STABLE</sub>	EN to stable time for both positive and negative voltage transitions			27	5 ms
V <sub>SRCVALID</sub>	Supply output tolerance beyond V <sub>SRCNEW</sub> during time t <sub>STABLE</sub>		-0.5	0.4	5 V
V <sub>SRCNEW</sub>	Supply output tolerance		-5		5 %
t <sub>VCONNDIS</sub>	Time from cable detach to VVCONNDIS			25	) ms
V <sub>VCONNDIS</sub>	Voltage at which V <sub>CONN</sub> is considered discharged			15	) mV

(1) Allowable ambient temperature is dependant on device board layout. Junction temperature of PPHV switch may not exceed 150C.

# 6.8 Cable Detection Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>H_CC_USB</sub>	Source Current through each C_CC pin when in a disconnected state and Configured as a Source advertising Default USB current to a peripheral device		73.6	80	86.4	μΑ
I <sub>H_CC_1P5</sub>	Source Current through each C_CC pin when in a disconnected state when Configured as a Source advertising 1.5-A to a UFP		165.6	180	194.4	μA
I <sub>H_CC_3P0</sub>	Source Current through each C_CC pin when in a disconnected state and Configured as a Source advertising 3.0-A to a UFP.	VIN_3V3 ≥ 3.135 V, V <sub>CC</sub> < 2.6 V	303.6	330	356.4	μA
V <sub>D_CCH_USB</sub>	Voltage Threshold for detecting a Source attach when configured as a Sink and the Source is advertising Default USB current source capability		0.15	0.2	0.25	V
V <sub>D_CCH_1P5</sub>	Voltage Threshold for detecting a Source advertising 1.5-A source capability when configured as a Sink		0.61	0.66	0.7	V
V <sub>D_CCH_3P0</sub>	Voltage Threshold for detecting a Source advertising 3-A source capability when configured as a Sink		1.16	1.23	1.31	V
V <sub>H_CCD_USB</sub>	Voltage Threshold for detecting a Sink attach when configured as a Source and advertising Default USB current source capability.	IH_CC = IH_CC_USB	1.5	1.55	1.65	V
V <sub>H_CCD_1P5</sub>	Voltage Threshold for detecting a Sink attach when configured as a Source and advertising 1.5-A source capability	IH_CC = IH_CC_1P5	1.5	1.55	1.65	V
V <sub>H_CCD_3P0</sub>	Voltage Threshold for detecting a Sink attach when configured as a Source and advertising 3.0-A source capability.	IH_CC = IH_CC_3P0 VIN_3V3 ≥ 3.135 V	2.45	2.55	2.615	V
V <sub>H_CCA_USB</sub>	Voltage Threshold for detecting an active cable attach when configured as a Source and advertising Default USB current capability.		0.15	0.2	0.25	V
V <sub>H_CCA_1P5</sub>	Voltage Threshold for detecting active cables attach when configured as a Source and advertising 1.5-A capability.		0.35	0.4	0.45	V
V <sub>H_CCA_3P0</sub>	Voltage Threshold for detecting active cables attach when configured as a Source and advertising 3-A capability.		0.75	0.8	0.85	V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>D_CC</sub>	Pulldown resistance through each C_CC pin when in a disconnect state and configured as a Sink. LDO_3V3 powered.	V = 1 V, 1.5 V	4.59	5.1	5.61	kΩ
R <sub>D_CC_OPEN</sub>	Pulldown resistance through each C_CC pin when in a disabled state. LDO_3V3 powered.	V = 0 V to LDO_3V3	500			kΩ
R <sub>D_DB</sub>	Pulldown resistance through each C_CC pin when LDO_3V3 unpowered	V = 1.5 V, 2.0 V	4.08	5.1	6.12	kΩ
R <sub>FRSWAP</sub>	Fast Role Swap signal pull down				5	Ω
V <sub>TH_FRS</sub>	Fast role swap request detection voltage threshold		490	520	550	mV

# 6.9 USB-PD Baseband Signal Requirements and Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
COMMON						
PD_BITRATE	PD data bit rate		270	300	330	Kbps
UI <sup>(2)</sup>	Unit interval (1/PD_BITRATE)		3.03	3.33	3.7	μs
CCBLPLUG <sup>(1)</sup>	Capacitance for a cable plug (each plug on a cable may have up to this value)				25	pF
ZCABLE	Cable characteristic impedance		32		65	Ω
CRECEIVER <sup>(3)</sup>	Receiver capacitance. Capacitance looking into Cx_CCn pin when in receiver mode.			100		pF
TRANSMITTER						
ZDRIVER	TX output impedance. Source output impedance at the Nyquist frequency of USB2.0 low speed (750kHz) while the source is driving the C_CCn line.		33		75	Ω
t <sub>RISE</sub>	Rise time. 10 % to 90 % amplitude points, minimum is under an unloaded condition. Maximum set by TX mask.		300			ns
t <sub>FALL</sub>	Fall time. 90 % to 10 % amplitude points, minimum is under an unloaded condition. Maximum set by TX mask.		300			ns
V <sub>TX</sub>	Transmit high voltage		1.05	1.125	1.2	V
RECEIVER						
V <sub>RXTR</sub>	Rx receive rising input threshold	Port configured as Source	840	875	910	mV
V <sub>RXTR</sub>	Rx receive rising input threshold	Port configured as Sink	504	525	546	mV
V <sub>RXTF</sub>	Rx receive falling input threshold	Port configured as Sink	240	250	260	mV
V <sub>RXTF</sub>	Rx receive falling input threshold	Port configured as Source	576	600	624	mV
NCOUNT	Number of transitions for signal detection (number to count to detect non-idle bus).		3			
TTRANWIN	Time window for detecting non-idle bus.		12		20	μs
ZBMCRX	Receiver input impedance	Does not include pull-up or pulldown resistance from cable detect. Transmitter is Hi-Z.	5			MΩ



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRXFILTER <sup>(4)</sup>	Rx bandwidth limiting filter. Time constant of a single pole filter to limit broadband noise ingression		100			ns

(1) The capacitance of the bulk cable is not included in the CCBLPLUG definition. It is modeled as a transmission line.

- (2) UI denotes the time to transmit an unencoded data bit not the shortest high or low times on the wire after encoding with BMC. A single data bit cell has duration of 1 UI, but a data bit cell with value 1 will contain a centrally place 01 or 10 transition in addition to the transition at the start of the cell.
- (3) CRECEIVER includes only the internal capacitance on a C\_CCn pin when the pin is configured to be receiving BMC data. External capacitance is needed to meet the required minimum capacitance per the USB-PD Specifications. TI recommends adding capacitance to bring the total pin capacitance to 300 pF for improved TX behavior.
- (4) Broadband noise ingression is because of coupling in the cable interconnect.

# 6.10 Thermal Shutdown Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>SD_MAIN</sub>	Thermal Shutdown Temperature of the main thermal shutdown	Temperature rising	145	160	175	°C
T <sub>SDH_MAIN</sub>	Thermal Shutdown hysteresis of the main thermal shutdown	Temperature falling		20		°C
T <sub>SD_PWR</sub>	Thermal Shutdown Temperature of the power path block	Temperature rising	145	160	175	°C
T <sub>SDH_PWR</sub>	Thermal Shutdown hysteresis of the power path block	Temperature falling		20		°C

## 6.11 Oscillator Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fosc_24M	24-MHz oscillator		22.8	24	25.2	MHz
fosc_100к	100-kHz oscillator		95	100	105	kHz

## 6.12 I/O Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPI						
SPI_VIH	High-level input voltage	LDO_1V8 = 1.8 V	1.3			V
SPI_VIL	Low input voltage	LDO_1V8 = 1.8 V			0.63	V
SPI_HYS	Input hysteresis voltage	LDO_1V8 = 1.8 V	0.09			V
SPI_ILKG	Leakage current	Output is Hi-Z, VIN = 0 to LDO_3V3	-1		1	μA
SPI_VOH	SPI output high voltage	IO = -2 mA, LDO_3V3 = 3.3 V	2.88			V
SPI_VOL	SPI output low voltage	IO = 2 mA			0.4	V
SWDIO						
SWDCLK						
GPIO						
GPIO_VIH	High-level input voltage	LDO_1V8 = 1.8 V	1.3			V
GPIO_VIL	Low input voltage	LDO_1V8 = 1.8 V			0.63	V
GPIO_HYS	Input hysteresis voltage	LDO_1V8 = 1.8 V	0.09			V
GPIO_ILKG	I/O leakage current	INPUT = 0 V to VDD	-1		1	μA
GPIO RPU	Pullup resistance	Pullup enabled	50	100	150	kΩ

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
GPIO_RPD	Pulldown resistance	Pulldown enabled	50	100	150	kΩ
GPIO_DG	Digital input path deglitch			20		ns
GPIO_VOH	GPIO output high voltage	IO = -2 mA, LDO_3V3 = 3.3 V	2.88			V
GPIO_VOL	GPIO output low voltage	IO = 2 mA, LDO_3V3 = 3.3 V			0.4	V
I2C_IRQx						
OD_VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.4	V
OD_LKG	Leakage current	Output is Hi-Z, VIN = 0 to LDO_3V3	-1		1	μA

# 6.13 I<sup>2</sup>C Requirements and Characteristics

	PARAMETER	MIN	TYP	MAX	UNIT	
SDA AND SC CHARACTER						
I <sub>LEAK</sub>	Input leakage current	Voltage on Pin = LDO_3V3	-3		3	μA
V <sub>OL</sub>	SDA output low voltage	I <sub>OL</sub> = 3 mA, LDO_3V3 = 3.3 V			0.4	V
		V <sub>OL</sub> = 0.4 V	3			mA
I <sub>OL</sub>	SDA max output low current	V <sub>OL</sub> = 0.6 V	6			mA
. ,		LDO_3V3 = 3.3 V			0.99	V
V <sub>IL</sub>	Input low signal	LDO_1V8 = 1.8 V			0.54	V
		LDO_3V3 = 3.3 V	2.31			V
V <sub>IH</sub>	Input high signal	LDO_1V8 = 1.8 V	1.3			V
		LDO_3V3 = 3.3 V	0.17			V
V <sub>HYS</sub>	Input hysteresis	LDO_1V8 = 1.8 V	0.09			V
t <sub>SP</sub>	I <sup>2</sup> C pulse width suppressed				50	ns
CI	Pin capacitance				10	pF
	L STANDARD ACTERISTICS					
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0		100	kHz
t <sub>HIGH</sub>	I <sup>2</sup> C clock high time		4			μs
t <sub>LOW</sub>	I <sup>2</sup> C clock low time		4.7			μs
t <sub>SU;DAT</sub>	I <sup>2</sup> C serial data setup time		250			ns
t <sub>HD;DAT</sub>	I <sup>2</sup> C serial data hold time		0			ns
t <sub>VD;DAT</sub>	I <sup>2</sup> C valid data time	SCL low to SDA output valid			3.45	μs
t <sub>VD;ACK</sub>	I <sup>2</sup> C valid data time of ACK condition	ACK signal from SCL low to SDA (out) low			3.45	μs
t <sub>OCF</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus			250	ns
t <sub>BUF</sub>	I <sup>2</sup> C bus free time between stop and start		4.7	·		μs
t <sub>SU;STA</sub>	I <sup>2</sup> C start or repeated Start condition setup time		4.7			μs
t <sub>HD;STA</sub>	I <sup>2</sup> C Start or repeated Start condition hold time		4			μs
t <sub>su;sto</sub>	I <sup>2</sup> C Stop condition setup time		4			μs
SDA AND SC CHARACTER	L FAST MODE RISTICS					
fscl	I <sup>2</sup> C clock frequency	Configured as Slave	0		400	kHz
fscl master	I <sup>2</sup> C clock frequency	Configured as Master	0	320	400	kHz
JOOL_WADIEN						



PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>LOW</sub>	I <sup>2</sup> C clock low time		1.3			μs
t <sub>SU;DAT</sub>	I <sup>2</sup> C serial data setup time		100			ns
t <sub>HD;DAT</sub>	I <sup>2</sup> C serial data hold time		0			ns
t <sub>VD;DAT</sub>	I <sup>2</sup> C Valid data time	SCL low to SDA output valid			0.9	μs
t <sub>VD;ACK</sub>	I <sup>2</sup> C Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low			0.9	μs
4	I <sup>2</sup> C output fall time	10-pF to 40-pF bus, $V_{DD}$ = 3.3 V	12		250	ns
t <sub>OCF</sub>		10-pF to 400-pF bus, $V_{DD}$ = 1.8 V	6.5		250	ns
t <sub>BUF</sub>	I <sup>2</sup> C bus free time between stop and start		1.3			μs
t <sub>SU;STA</sub>	I <sup>2</sup> C start or repeated Start condition setup time		0.6			μs
t <sub>HD;STA</sub>	I <sup>2</sup> C Start or repeated Start condition hold time		0.6			μs
t <sub>su;sтo</sub>	I <sup>2</sup> C Stop condition setup time		0.6			μs

# 6.14 SPI Master Timing Requirements


			MIN	NOM	MAX	UNIT
f <sub>SPI</sub>	Frequency of SPI_CLK		11.4	12	12.6	MHz
t <sub>PER</sub>	Period of SPI_CLK (1/F_SPI)		79.36	83.33	87.72	ns
t <sub>WHI</sub>	SPI_CLK high width		30			ns
t <sub>WLO</sub>	SPI_CLK low width	SPI_CLK low width				ns
t <sub>DACT</sub>	SPI_SZZ falling to SPI_CLK rising	30		50	ns	
t <sub>DINACT</sub>	SPI_CLK falling to SPI_SSZ rising delay time				180	ns
t <sub>DMOSI</sub>	SPI_CLK falling to SPI_MOSI Val	id delay time	-10		10	ns
t <sub>SUMISO</sub>	SPI_MISO valid to SPI_CLK fallin	g setup time	33			ns
t <sub>HDMSIO</sub>	SPI_CLK falling to SPI_MISO inv	alid hold time	0			ns
t <sub>RIN</sub>	SPI_MISO input rise time				5	ns
t <sub>RSPI</sub>	SPI_SSZ/CLK/MOSI rise time	10% to 90%, C <sub>L</sub> = 5 to 50 pF, LDO_3V3 = 3.3 V	1		25	ns
t <sub>FSPI</sub>	SPI_SSZ/CLK/MOSI fall time	90% to 10%, C <sub>L</sub> = 5 to 50 pF, LDO_3V3 = 3.3 V	1		25	ns



# 6.15 HPD Timing Requirements

			MIN	NOM	MAX	UNIT
DP SOURC TX)	E SIDE (HPD				i i	
t <sub>IRQ_MIN</sub>	HPD IRQ minimum assert time		675	750	825	μs
t <sub>2 MS_MIN</sub>	HPD assert 2-ms min time		3	3.33	3.67	ms
DP SINK SI RX)	DE (HPD					
+	HPD high debounce time	HPD_HDB_SEL = 0	300	375	450	μs
t <sub>HPD_HDB</sub>	HPD_HDB_SEL = 1	100	111	122	ms	
t <sub>HPD_LDB</sub>	HPD low debounce time		300	375	450	μs
t <sub>HPD_IRQ</sub>	HPD IRQ limit time		1.35	1.5	1.65	ms

# 6.16 Typical Characteristics





# **7 Parameter Measurement Information**




Figure 7-2. SPI Master Timing



# 8 Detailed Description

# 8.1 Overview

The TPS65988DK is a fully-integrated USB Power Delivery (USB-PD) management device providing cable plug and orientation detection for two USB Type-C and PD plug or receptacles. The TPS65988DK communicates with the cable and another USB Type-C and PD device at the opposite end of the cable, enables integrated port power switch, controls an external high current port power switch and negotiates alternate modes for each port. The TPS65988DK may also control an attached super-speed multiplexer via GPIO or I<sup>2</sup>C to simultaneously support USB3.0/3.1 data rates and DisplayPort video.

Each Type-C port controlled by the TPS65988DK is functionally identical and supports the full range of the USB Type-C and PD standards.

The TPS65988DK is divided into five main sections:

- USB-PD controller
- cable plug and orientation detection circuitry
- port power switches
- power management circuitry
- digital core

The USB-PD controller provides the physical layer (PHY) functionality of the USB-PD protocol. The USB-PD data is output through either the C\_CC1 pin or the C\_CC2 pin, depending on the orientation of the reversible USB Type-C cable. For a high-level block diagram of the USB-PD physical layer, a description of its features and more detailed circuitry, see the USB-PD Physical Layer section.

The cable plug and orientation detection analog circuitry automatically detects a USB Type-C cable plug insertion and also automatically detects the cable orientation. For a high-level block diagram of cable plug and orientation detection, a description of its features and more detailed circuitry, see *Port Power Switches*.

The port power switches provide power to the system port through the VBUS pin and also through the C\_CC1 or C\_CC2 pins based on the detected plug orientation. For a high-level block diagram of the port power switches, a description of its features and more detailed circuitry, see the *Port Power Switches* section.

The power management circuitry receives and provides power to the TPS65988DK internal circuitry and to the LDO\_3V3 output. For a high-level block diagram of the power management circuitry, a description of its features and more detailed circuitry, see the *Power Management* section.


The digital core provides the engine for receiving, processing and sending all USB-PD packets as well as handling control of all other TPS65988DK functionality. A portion of the digital core contains ROM memory which contains all the necessary firmware required to execute Type-C and PD applications. In addition, a section of the ROM called boot code, is capable of initializing the TPS65988DK, loading of device configuration information and loading any code patches into volatile memory in the digital core. For a high-level block diagram of the digital core, a description of its features and more detailed circuitry, see the *Digital Core* section.

The TPS65988DK is an I<sup>2</sup>C slave to be controlled by a host processor (see the  $I^2C$  Interfaces section), and an SPI master to write to and read from an optional external flash memory (see the SPI Master Interface section).

The TPS65988DK also integrates a thermal shutdown mechanism (see the *Thermal Shutdown* section) and runs off of accurate clocks provided by the integrated oscillators (see the *Oscillators* section).



# 8.2 Functional Block Diagram



# 8.3 Feature Description

# 8.3.1 USB-PD Physical Layer

Figure 8-1 shows the USB PD physical layer block surrounded by a simplified version of the analog plug and orientation detection block. This block is duplicated for the second TPS65988DK port.

TPS65988DK SLVSFN9 – SEPTEMBER 2020






Figure 8-1. USB-PD Physical Layer, Simplified Plug and Orientation Detection Circuitry

USB-PD messages are transmitted in a USB Type-C system using a BMC signaling. The BMC signal is output on the same pin (Cx\_CC1 or Cx\_CC2) that is DC biased due to the DFP (or UFP) cable attach mechanism shown in *Port Power Switches*.

## 8.3.1.1 USB-PD Encoding and Signaling

Figure 8-2 illustrates the high-level block diagram of the baseband USB-PD transmitter. Figure 8-3 illustrates the high-level block diagram of the baseband USB-PD receiver.




Figure 8-2. USB-PD Baseband Transmitter Block Diagram






Figure 8-3. USB-PD Baseband Receiver Block Diagram

The USB-PD baseband signal is driven on the Cx\_CCn pins with a tri-state driver. The tri-state driver is slew rate limited to reduce the high frequency components imparted on the cable and to avoid interference with frequencies used for communication.

## 8.3.1.2 USB-PD Bi-Phase Marked Coding

The USBP-PD physical layer implemented in the TPS65988DK is compliant to the *USB-PD Specifications*. The encoding scheme used for the baseband PD signal is a version of Manchester coding called Biphase Mark Coding (BMC). In this code, there is a transition at the start of every bit time and there is a second transition in the middle of the bit cell when a 1 is transmitted. This coding scheme is nearly DC balanced with limited disparity (limited to 1/2 bit over an arbitrary packet, so a very low DC level). Figure 8-4 illustrates Biphase Mark Coding.




Figure 8-4. Biphase Mark Coding Example

The USB PD baseband signal is driven onto the Cx\_CC1 or Cx\_CC2 pins with a tri-state driver. The tri-state driver is slew rate to limit coupling to D+/D- and to other signal lines in the Type-C fully featured cables. When sending the USB-PD preamble, the transmitter starts by transmitting a low level. The receiver at the other end tolerates the loss of the first edge. The transmitter terminates the final bit by an edge to ensure the receiver clocks the final bit of EOP.

## 8.3.1.3 USB-PD Transmit (TX) and Receive (Rx) Masks

The USB-PD driver meets the defined USB-PD BMC TX masks. Since a BMC coded "1" contains a signal edge at the beginning and middle of the UI, and the BMC coded "0" contains only an edge at the beginning, the masks are different for each. The USB-PD receiver meets the defined USB-PD BMC Rx masks. The boundaries of the Rx outer mask are specified to accommodate a change in signal amplitude due to the ground offset through the cable. The Rx masks are therefore larger than the boundaries of the TX outer mask. Similarly, the boundaries of the Rx inner mask are smaller than the boundaries of the TX inner mask. Triangular time masks are superimposed on the TX outer masks and defined at the signal transitions to require a minimum edge rate that has minimal impact on adjacent higher speed lanes. The TX inner mask enforces the maximum limits on the rise and fall times. Refer to the *USB-PD Specifications* for more details.

## 8.3.1.4 USB-PD BMC Transmitter

The TPS65988DK transmits and receives USB-PD data over one of the Cx\_CCn pins for a given CC pin pair (one pair per USB Type-C port). The Cx\_CCn pins are also used to determine the cable orientation (see *Port Power Switches*) and maintain the cable/device attach detection. Thus, a DC bias exists on the Cx\_CCn pins. The transmitter driver overdrives the Cx\_CCn DC bias while transmitting, but returns to a Hi-Z state allowing the DC voltage to return to the Cx\_CCn pin when not transmitting. Figure 8-5 shows the USB-PD BMC TX and RX driver block diagram.






Figure 8-5. USB-PD BMC TX/Rx Block Diagram

Figure 8-6 shows the transmission of the BMC data on top of the DC bias. Note, The DC bias can be anywhere between the minimum threshold for detecting a UFP attach (VD\_CCH\_USB) and the maximum threshold for detecting a UFP attach to a DFP (VD\_CCH\_3P0). This means that the DC bias can be below VOH of the transmitter driver or above VOH.




Figure 8-6. TX Driver Transmission with DC Bias

The transmitter drives a digital signal onto the Cx\_CCn lines. The signal peak, VTXP, is set to meet the TX masks defined in the *USB-PD Specifications*.

When driving the line, the transmitter driver has an output impedance of ZDRIVER. ZDRIVER is determined by the driver resistance and the shunt capacitance of the source and is frequency dependent. ZDRIVER impacts the noise ingression in the cable.

Figure 8-7 shows the simplified circuit determining ZDRIVER. It is specified such that noise at the receiver is bounded.




Figure 8-7. ZDRIVER Circuit

## 8.3.1.5 USB-PD BMC Receiver

The receiver block of the TPS65988DK receives a signal that falls within the allowed Rx masks defined in the USB PD specification. The receive thresholds and hysteresis come from this mask.

Figure 8-8 shows an example of a multi-drop USB-PD connection. This connection has the typical UFP (device) to DFP (host) connection, but also includes cable USB-PD TX/Rx blocks. Only one system can be transmitting at



a time. All other systems are Hi-Z (ZBMCRX). The USB-PD Specification also specifies the capacitance that can exist on the wire as well as a typical DC bias setting circuit for attach detection.





Figure 8-8. Example USB-PD Multi-Drop Configuration

## 8.3.2 Power Management

The TPS65988DK power management block receives power and generates voltages to provide power to the TPS65988DK internal circuitry. These generated power rails are LDO\_3V3 and LDO\_1V8. LDO\_3V3 may also be used as a low power output for external flash memory. The power supply path is shown in Figure 8-9.



## Figure 8-9. Power Supplies

The TPS65988DK is powered from either VIN\_3V3, VBUS1, or VBUS2. The normal power supply input is VIN3V3. In this mode, current flows from VIN\_3V3 to LDO3V3 to power the core 3.3-V circuitry and I/Os. A second LDO steps the voltage down from LDO\_3V3 to LDO\_1V8 to power the 1.8-V core digital circuitry. When VIn\_3V3 power is unavailable and power is available on VBUS1 or VBUS2, the TPS65988DK is powered from VBUS. In this mode, the voltage on VBUS1 or VBUS 2 is stepped down through an LDO to LDO\_3V3.

## 8.3.2.1 Power-On And Supervisory Functions

A power-on reset (POR) circuit monitors each supply. This POR allows active circuitry to turn on only when a good supply is present.

## 8.3.2.2 VBUS LDO

The TPS65988DK contains an internal high-voltage LDO which is capable of converting up to 22 V from VBUS to 3.3 V for powering internal device circuitry. The VBUS LDO is only used during dead battery operation while the VIN\_3V3 supply is not present. The VBUS LDO may be powered from either VBUS1 or VBUS2. The path connecting each VBUS to the internal LDO blocks reverse current, preventing power on one VBUS from leaking to the other. When power is present on both VBUS inputs, the internal LDO draws current from both VBUS pins.



## 8.3.2.3 Supply Switch Over

VIN\_3V3 takes precedence over VBUS, meaning that when both supply voltages are present the TPS65988DK powers from VIN\_3V3. See Figure 8-9 for a diagram showing the power supply path block. There are two cases in which a power supply switch-over occurs. The first is when VBUS is present first and then VIN\_3V3 becomes available. In this case, the supply automatically switches over to VIN\_3V3 and brown-out prevention is verified by design. The other way a supply switch-over occurs is when both supplies are present and VIN\_3V3 is removed and falls below 2.85 V. In this case, a hard reset of the TPS65988DK is initiated by device firmware, prompting a re-boot.

## 8.3.3 Port Power Switches

The figure below shows the TPS65988DK internal power paths. The TPS65988DK features two internal high-voltage power paths. Each path contains two back to back common drain N-Fets, current monitor, overvoltage monitor, undervoltage monitor, and temperature sensing circuitry. Each path may conduct up to 5 A safely. Additional external paths may be controlled through the TPS65988DK GPIOs.






Figure 8-10. Port Power Switches

## 8.3.3.1 PP\_HV Power Switch

The TPS65988DK has two integrated bi-directional high-voltage switches that are rated for up to 5 A of current. Each switch may be used as either a sink or source path for supporting USB-PD power up to 20 V at 5 A of current.

#### Note

The power paths can sustain up to 5 A of continuous current as long as the internal junction temperature of each path remains below 150°C. Care should be taken to follow the layout recommendations described in DRAIN1 and DRAIN2 Pad Pours.

#### Copyright © 2020 Texas Instruments Incorporated



(1)

### 8.3.3.1.1 PP\_HV Overcurrent Clamp

The internal source PP\_HV path has an integrated overcurrent clamp circuit. The current through the internal PP\_HV paths are current limited to  $I_{OCC}$ . The  $I_{OCC}$  value is selected by application firmware and only enabled while acting as a source. When the current through the switch exceeds  $I_{OCC}$ , the current clamping circuit activates and the path behaves as a constant current source. If the duration of the overcurrent event exceeds the deglitch time, the switch is latched off.

### 8.3.3.1.2 PP\_HV Overcurrent Protection

The TPS65988DK continuously monitors the forward voltage drop across the internal power switches. When a forward drop corresponding to a forward current of  $I_{OCP}$  is detected the internal power switch is latched off to protect the internal switches as well as upstream power supplies.

### 8.3.3.1.3 PP\_HV OVP and UVP

Both the overvoltage and undervoltage protection levels are configured by application firmware. When the voltage on a port's VBUS pin exceeds the set overvoltage threshold or falls below the set undervoltage threshold the associated PP\_HV path is automatically disabled.

#### 8.3.3.1.4 PP\_HV Reverse Current Protection

The TPS65988DK reverse current protection has two modes of operation: Comparator Mode and Ideal Diode Mode. Both modes disable the power switch in cases of reverse current. The comparator protection mode is enabled when the switch is operating as a source, while the ideal diode protection is enabled while operating as a sink.

In the Comparator mode of reverse current protection, the power switch is allowed to behave resistively until the current reaches the amount calculated in Equation 1 and then blocks reverse current from VBUS to PP\_HV. Figure 8-11 shows the diode behavior of the switch with comparator mode enabled.




Figure 8-11. Comparator Mode (Source) Internal HV Switch I-V Curve

In the Ideal Diode mode of reverse current protection, the switch behaves as an ideal diode and blocks reverse current from PP\_HV to VBUS. Figure 8-12 shows the diode behavior of the switch with ideal diode mode enabled.




Figure 8-12. Ideal Diode Mode (Sink) Internal HV Switch I-V Curve



## 8.3.3.2 Schottky for Current Surge Protection

To prevent the possibility of large ground currents into the TPS65988DK during sudden disconnects due to inductive effects in a cable, it is recommended that a Schottky diode be placed from VBUS to ground as shown in Figure 8-13.




Figure 8-13. Schottky for Current Surge Protection

## 8.3.3.3 PP\_EXT Power Path Control

GPIO16 and GPIO17 of the TPS65988DK are intended for control of additional external power paths. These GPIO are active high when configured for external path control and disables in response to an OVP or UVP event. Overcurrent protection and thermal shutdown are not available for external power paths controlled by GPIO16 and GPIO17.

#### Note

GPIO16 and GPIO17 must be pulled to ground through an external pull-down resistor when used as external path control signals.

## 8.3.3.4 PP\_CABLE Power Switch

The TPS65988DK has two integrated 5-V unidirectional power muxes that are rated for up to 600 mA of current. Each mux may supply power to either of the port CC pins for use as VCONN power.

## 8.3.3.4.1 PP\_CABLE Overcurrent Protection

When enabled and providing VCONN power the TPS65988DK PP\_CABLE power switches have a 600-mA current limit. When the current through the PP\_CABLE switch exceeds 600 mA, the current limiting circuit activates and the switch behaves as a constant current source. The switches do not have reverse current blocking when the switch is enabled and current is flowing to either  $Cx_CC1$  or  $Cx_CC2$ .

### 8.3.3.4.2 PP\_CABLE Input Good Monitor

The TPS65988DK monitors the voltage at the PP\_CABLE pins prior to enabling the power switch. If the voltage at PP\_CABLE exceeds the input good threshold the switch is allowed to close, otherwise the switch remains open. Once the switch has been enabled, PP\_CABLE is allowed to fall below the input good threshold.



## 8.3.3.5 VBUS transition to VSAFE5V


The TPS65988DK has an integrated active pull-down on VBUS for transitioning from high voltage to VSAFE5V. When the high voltage switch is disabled and VBUS > VSAFE5V, an amplifier turns on a current source and pulls down on VBUS. The amplifier implements active slew rate control by adjusting the pull-down current to prevent the slew rate from exceeding specification. When VBUS falls to VSAFE5V, the pull-down is turned off.

## 8.3.3.6 VBUS Transition to VSAFE0V

When VBUS transitions to near 0 V (VSAFE0V), the pull-down circuit in VBUS Transition to VSAFE5V is turned on until VBUS reaches VSAFE0V. This transition occurs within time TSAFE0V.

## 8.3.4 Cable Plug and Orientation Detection

Figure 8-14 shows the plug and orientation detection block at each Cx\_CCn pin (C1\_CC1, C1\_CC2, C2\_CC1, C2\_CC2). Each pin has identical detection circuitry.





## 8.3.4.1 Configured as a DFP

When one of the TPS65988DK ports is configured as a DFP, the device detects when a cable or a UFP is attached using the Cx\_CC1 and Cx\_CC2 pins. When in a disconnected state, the TPS65988DK monitors the voltages on these pins to determine what, if anything, is connected. See USB Type-C Specification for more information.

Table 8-1 shows the Cable Detect States for a DFP.

C_CC1	C_CC2	CONNECTION STATE	RESULTING ACTION
Open	Open Open Nothing attached		Continue monitoring both C_CC pins for attach. Power is not applied to VBUS or VCONN until a UFP connect is detected.
Rd	Open	UFP attached	Monitor C_CC1 for detach. Power is applied to VBUS but not to VCONN (C_CC2).

#### Table 8-1. Cable Detect States for a DFP



	Table 6-1. Cable Delect States for a DFP (continued)								
C_CC1	C_CC2	CONNECTION STATE	RESULTING ACTION						
Open	Rd	UFP attached	Monitor C_CC2 for detach. Power is applied to VBUS but not to VCONN (C_CC1).						
Ra	Open	Powered Cable-No UFP attached	Monitor C_CC2 for a UFP attach and C_CC1 for cable detach. Power is not applied to VBUS or VCONN (C_CC1) until a UFP attach is detected.						
Open	Ra	Powered Cable-No UFP attached	Monitor C_CC1 for a UFP attach and C_CC2 for cable detach. Power is not applied to VBUS or VCONN (C_CC1) until a UFP attach is detected.						
Ra	Rd	Powered Cable-UFP Attached	Provide power on VBUS and VCONN (C_CC1) then monitor C_CC2 for a UFP detach. C_CC1 is not monitored for a detach.						
Rd	Ra	Powered Cable-UFP attached	Provide power on VBUS and VCONN (C_CC2) then monitor C_CC1 for a UFP detach. C_CC2 is not monitored for a detach.						
Rd	Rd	Debug Accessory Mode attached	Sense either C_CC pin for detach.						
Ra	Ra	Audio Adapter Accessory Mode attached	Sense either C_CC pin for detach.						

### Table 8-1. Cable Detect States for a DFP (continued)

When a TPS65988DK port is configured as a DFP, a current IH\_CC is driven out each C\_CCn pin and each pin is monitored for different states. When a UFP is attached to the pin a pull-down resistance of Rd to GND exists. The current IH\_CC is then forced across the resistance Rd generating a voltage at the C\_CCn pin.

When configured as a DFP advertising Default USB current sourcing capability, the TPS65988DK applies IH\_CC\_USB to each C\_CCn pin. When a UFP with a pull-down resistance Rd is attached, the voltage on the C\_CCn pin pulls below VH\_CCD\_USB. The TPS65988DK can be configured to advertise default (500 mA or 900 mA), 1.5-A and 3-A sourcing capabilities when acting as a DFP.

When the C\_CCn pin is connected to an active cable VCONN input, the pull-down resistance is different (Ra). In this case the voltage on the C\_CCn pin will pull below VH\_CCA\_USB/1P5/3P0 and the system recognizes the active cable.

The VH\_CCD\_USB/1P5/3P0 thresholds are monitored to detect a disconnection from each of these cases respectively. When a connection has been recognized and the voltage on the C\_CCn pin rises above the VH\_CCD\_USB/1P5/3P0 threshold, the system registers a disconnection.

## 8.3.4.2 Configured as a UFP

When a TPS65988DK port is configured as a UFP, the TPS65988DK presents a pull-down resistance RD\_CC on each C\_CCn pin and waits for a DFP to attach and pull-up the voltage on the pin. The DFP pulls-up the C\_CCn pin by applying either a resistance or a current. The UFP detects an attachment by the presence of VBUS. The UFP determines the advertised current from the DFP by the pull-up applied to the C\_CCn pin.

## 8.3.4.3 Configured as a DRP

When a TPS65988DK port is configured as a DRP, the TPS65988DK alternates the port's C\_CCn pins between the pull-down resistance, Rd, and pull-up current source, Rp.

## 8.3.4.4 Fast Role Swap Signaling

The TPS65988DK cable plug block contains additional circuitry that may be used to support the Fast Role Swap (FRS) behavior defined in the USB Power Delivery Specification. The circuitry provided for this functionality is detailed in Figure 8-15.




Figure 8-15. Fast Role Swap Detection and Signaling

When a TPS65988DK port is operating as a sink with FRS enabled, the TPS65988DK monitors the CC pin voltage. If the CC voltage falls below VTH\_FRS a fast role swap situation is detected and signaled to the digital core. When this signal is detected the TPS65988DK ceases operating as a sink and begin operating as a source.

When a TPS65988DK port is operating as a source with FRS enabled, the TPS65988DK digital core can signal to the connected port partner that a fast role swap is required by enabling the R\_FRSWAP pull down on the connected CC pin. When this signal is sent the TPS65988DK ceases operating as the source and begin operating as a sink.

## 8.3.5 Dead Battery Operation

## 8.3.5.1 Dead Battery Advertisement

The TPS65988DK supports booting from no-battery or dead-battery conditions by receiving power from VBUS. Type-C USB ports require a sink to present Rd on the CC pin before a USB Type-C source provides a voltage on VBUS. The TPS65988DK hardware is configured to present this Rd during a dead-battery or no-battery condition. Additional circuitry provides a mechanism to turn off this Rd once the device no longer requires power from VBUS. Figure 8-16 shows the configuration of the C\_CCn pins, and elaborates on the basic cable plug and orientation detection block shown in Figure 8-14. A resistance R\_RPD is connected to the gate of the pull-down FET on each C\_CCn pin. During normal operation when configured as a sink, RD is RD\_CC; however, while dead-battery or no-battery conditions exist, the resistance is un-trimmed and is RD\_DB. When RD\_DB is presented during dead-battery or no-battery, application code switches to RD\_CC.







Figure 8-16. Dead Battery Pull-Down Resistor

In this case, the gate driver for the pull-down FET is Hi-Z at its output. When an external connection pulls up on C\_CCn (the case when connected to a DFP advertising with a pull-up resistance Rp or pull-up current), the connection through R\_RPD pulls up on the FET gate turning on the pull-down through RD\_DB. In this condition, the C\_CCn pin acts as a clamp VTH\_DB in series with the resistance RD\_DB.

# 8.3.5.2 BUSPOWER (ADCIN1)

The BUSPOWER input to the internal ADC controls the behavior of the TPS65988DK in response to VBUS being supplied during a dead battery condition. The pin must be externally tied to the LDO\_3V3 output via a resistive divider. At power-up the ADC converts the BUSPOWER voltage and the digital core uses this value to determine start-up behavior. It is recommended to tie ADCin1 to LDO\_3V3 through a resistor divider as shown in Figure 8-17. For more information about how to use the ADCIN1 pin to configure the TPS65988DK, see the Boot section.



### Note

Devices implementing the BP\_WaitFor3V3\_External configuration must use GPIO16 for port 1 external path control and GPIO17 for port 2 external path control.

## 8.3.6 ADC

The TPS65988DK integrated ADC is accessible to internal firmware only. The ADC reads are not available for external use.

## 8.3.7 DisplayPort HPD

To enable HPD signaling through PD messaging, a single pin is used as the HPD input and output for each port. When events occur on these pins during a DisplayPort connection though the Type-C connector (configured by firmware), hardware timers trigger and interrupt the digital core to indicate needed PD messaging. When one of the TPS65988DK's ports is operating as a DP source, its corresponding HPD pin operates as an output (HPD TX), and when a port is operating as a DP sink, its corresponding HPD pin operates as an input (HPD RX). When DisplayPort is not enabled via firmware both HPD1 and HPD2 operate as generic GPIOs (GPIO3 and GPIO4).

## 8.3.8 Digital Interfaces

## 8.3.8.1 General GPIO

Figure 8-18 shows the GPIO I/O buffer for all GPIOn pins. GPIOn pins can be mapped to USB Type-C, USB PD, and application-specific events to control other ICs, interrupt a host processor, or receive input from another IC. This buffer is configurable to be a push-pull output, a weak push-pull, or open drain output. When configured as an input, the signal can be a de-glitched digital input. The push-pull output is a simple CMOS output with independent pull-down control allowing open-drain connections. The weak push-pull is also a CMOS output, but with GPIO\_RPU resistance in series with the drain. The supply voltage to the output buffer is LDO\_3V3 and LDO\_1V8 to the input buffer. When interfacing with non 3.3-V I/O devices the output buffer may be configured as an open drain output and an external pull-up resistor attached to the GPIO pin. The pull-up and pull-down output



drivers are independently controlled from the input and are enabled or disabled via application code in the digital core.




Figure 8-18. General GPIO Buffer

# 8.3.8.2 I<sup>2</sup>C

The TPS65988DK features three  $l^2C$  interfaces. The  $l^2C1$  interface is configurable to operate as a master or slave. The  $l^2C2$  interface may only operate as a slave. The  $l^2C3$  interface may only operate as a master. The  $l^2C$  l/O driver is shown in Figure 8-19. This I/O consists of an open-drain output and in input comparator with deglitching. The  $l^2C$  input thresholds are set by LDO\_1V8 and by default.




Figure 8-19. I<sup>2</sup>C Buffer



## 8.3.8.3 SPI

The TPS65988DK has a single SPI master interface for use with external memory devices. Figure 8-20 shows the I/O buffers for the SPI interface.




Figure 8-20. SPI buffer

## 8.3.9 Digital Core

The figure below shows a simplified block diagram of the digital core.

## 8.3.10 I<sup>2</sup>C Interfaces

## 8.3.10.1 I<sup>2</sup>C Interface Description

The TPS65988DK support Standard and Fast mode  $I^2C$  interface. The bidirectional  $I^2C$  bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a supply through a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

A master sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high initiates I<sup>2</sup>C communication. After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input and output during the high of the ACK-related clock pulse. On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period as changes in the data line at this time are interpreted as control commands (Start or Stop). The master sends a Stop condition, a low-to-high transition on the SDA input and output while the SCL input is high.

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. The master receiver holding the SDA line high does this. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.

Figure 8-21 shows the start and stop conditions of the transfer. Figure 8-22 shows the SDA and SCL signals for transferring a bit. Figure 8-23 shows a data transfer sequence with the ACK or NACK at the last clock pulse.






Figure 8-21. I<sup>2</sup>C Definition of Start and Stop Conditions




Figure 8-23. I<sup>2</sup>C Acknowledgment

## 8.3.10.2 I<sup>2</sup>C Clock Stretching

The TPS65988DK features clock stretching for the  $I^2C$  protocol. The TPS65988DK slave  $I^2C$  port may hold the clock line (SCL) low after receiving (or sending) a byte, indicating that it is not yet ready to process more data. The master communicating with the slave must not finish the transmission of the current bit and must wait until the clock line actually goes high. When the slave is clock stretching, the clock line remains low.

The master must wait until it observes the clock line transitioning high plus an additional minimum time (4  $\mu$ s for standard 100-kbps l<sup>2</sup>C) before pulling the clock low again.

Any clock pulse may be stretched but typically it is the interval before or after the acknowledgment bit.

## 8.3.10.3 I<sup>2</sup>C Address Setting

Each of the TPS65988DK's two I<sup>2</sup>C slave interfaces responds to two unique I<sup>2</sup>C addresses. The first address allows communication with Port 1 of the TPS65988DK and the second address allows communication with Port 2 of the TPS65988DK.

The boot flow sets the hardware configurable unique I<sup>2</sup>C addresses of the TPS65988DK before the port s are enabled to respond to I<sup>2</sup>C transactions. For the I2C1 interface, the unique I<sup>2</sup>C address es are determined by the analog level set by the analog ADCIN2 pin as shown in Table 8-2 and Table 8-3.

#### Copyright © 2020 Texas Instruments Incorporated



### Table 8-2. I<sup>2</sup>C Default Unique Address I2C1 - Port 1

Default I <sup>2</sup> C Uniq	ue Address										
Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit										
	Set by ADCIN2 divider, see I <sup>2</sup> C Pin Address Setting (ADCIN2)										
	Note 1: Any bit is maskable for each port independently providing firmware override of the I <sup>2</sup> C address.										

### Table 8-3. I<sup>2</sup>C Default Unique Address I2C1 - Port 2

Default I <sup>2</sup> C Unic	ue Address										
Bit 7	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0										
	Set by ADCIN2 divider, see I <sup>2</sup> C Pin Address Setting (ADCIN2) R/M										
	Note 1: Any bit i	s maskable for ea	ch port independe	ently providing firm	nware override of	the I <sup>2</sup> C address.					

### For the I2C2 interface, the unique I<sup>2</sup>C address is a fixed value as shown in Table 8-4 and Table 8-5.

## Table 8-4. I<sup>2</sup>C Default Unique Address I2C2 - Port 1

Default I <sup>2</sup> C Unic	Default I <sup>2</sup> C Unique Address												
Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0													
	Set by ADCIN2 divider, see I <sup>2</sup> C Pin Address Setting (ADCIN2) R/W												
	Note 1: Any bit is maskable for each port independently, providing firmware override of the I <sup>2</sup> C address.												

## Table 8-5. I<sup>2</sup>C Default Unique Address I2C2 - Port 2


Default I <sup>2</sup> C Uniq	ue Address									
Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1										
Set by ADCIN2 divider, see I <sup>2</sup> C Pin Address Setting (ADCIN2)										
	Note 1: Any bit is maskable for each port independently, providing firmware override of the I <sup>2</sup> C address.									

Note

The TPS65988DK I2C address values are set and controlled by device firmware. Certain firmware configurations may override the presented address settings.

## 8.3.10.4 Unique Address Interface

The Unique Address Interface allows for complex interaction between an I<sup>2</sup>C master and a single TPS65988DK. The I<sup>2</sup>C Slave sub-address is used to receive or respond to Host Interface protocol commands. Figure 8-24 and Figure 8-25 show the write and read protocol for the I<sup>2</sup>C slave interface, and a key is included in Figure 8-26 to explain the terminology used. The TPS65988DK Host interface uses a different unique address to identify each of the two USB Type-C ports controlled by the TPS65988DK. The key to the protocol diagrams is in the SMBus Specification and is repeated here in part.











Figure 8-26. I<sup>2</sup>C Read/Write Protocol Key

## 8.3.10.5 I<sup>2</sup>C Pin Address Setting (ADCIN2)

To enable the setting of multiple  $I^2C$  addresses using a single TPS65988DK pin, a resistor divider is placed externally on the ADCIN2 pin. The internal ADC then decodes the address from this divider value. Figure 8-27 shows the decoding.



## Figure 8-27. I<sup>2</sup>C Address Divider

Table 8-6. I <sup>2</sup> C Address Selection						
DIV = F	R2/(R1+R2) <sup>(1)</sup>	I <sup>2</sup> C1 UNIQU	JE ADDRESS (7bit)	I <sup>2</sup> C2 UNIQUE A	DDRESS (7bit)	
DIV_min	DIV_max	I <sup>2</sup> C1 PORT 1 I <sup>2</sup> C1 PORT 2		I <sup>2</sup> C2 PORT 1	I <sup>2</sup> C2 PORT 2	
Short to GND	0.18	0x20	0x24	0x38	0x3F	
0.20	0.38	0x21	0x25	0x3F	0x38	
0.40	0.58	0x22	0x26	0x4F	0x48	
0.6	Short to LDO_3V3	0x23	0x27	0x48	0x4F	

Table 8-6 lists the external divider needed to set bits [3:1] of the I<sup>2</sup>C Unique Address.

(1) External resistor tolerance of 1% is required. Resistor values must be chosen to yield a DIV value centered nominally between listed MIN and MAX values.

## 8.3.11 SPI Master Interface

The TPS65988DK loads any ROM patch and-or configuration from flash memory during the boot sequence. The TPS65988DK is designed to power the flash from LDO 3V3 in order to support dead-battery or no-battery conditions, and therefore pull-up resistors used for the flash memory must be tied to LDO 3V3. The flash memory IC must support 12 MHz SPI clock frequency. The size of the flash must be at least 64 kB. The SPI master of the TPS65988DK supports SPI Mode 0. For Mode 0, data delay is defined s0 that data is output on the same cycle as chip select ( SPI SS pin) becomes active. The chip select polarity is active-low. The clock phase is defined such that data (on the SPI MISO and SPI MOSI pins) is shifted out on the falling edge of the clock (SPI CLK pin) and data is sampled on the rising edge of the clock. The clock polarity for chip select is defined such that when data is not being transferred the SPI CLK pin is held (or idling) low. The minimum erasable sector size of the flash must be 4 KB. The W25X05CL or similar is recommended.

## 8.3.12 Thermal Shutdown

The TPS65988DK features a central thermal shutdown as well as independent thermal sensors for each internal power path. The central thermal shutdown monitors the overall temperature of the die and disables all functions except for supervisory circuitry when die temperature goes above a rising temperature of TSD MAIN. The



temperature shutdown has a hysteresis of TSDH\_MAIN and when the temperature falls back below this value, the device resumes normal operation.

The power path thermal shutdown monitors the temperature of each internal power path and disables the power path in response to an overtemperature event. Once the temperature falls below TSDH\_PWR the path can be configured to resume operation or remain disabled until re-enabled by firmware.

#### 8.3.13 Oscillators

The TPS65988DK has two independent oscillators for generating internal clock domains. A 24-MHz oscillator generates clocks for the core during normal operation. A 100-kHz oscillator generates clocks for various timers and clocking the core during low power states.

### 8.4 Device Functional Modes

#### 8.4.1 Boot

At initial power on the device goes through a boot routine. This routine is responsible for initializing device register values and loading device patch and configuration bundles. The device's functional behavior after boot can be configured through the use of pin straps on the SPI\_MISO and ADCIN1 pins as shown in Table 8-7.

		ADCIN1 R2/(R1+R2) <sup>(1)</sup>	DEAD BATTERY MODE	DEVICE CONFIGURATION	
	DIV MIN	DIV MAX			
1	0.00	0.18	BP_NoResponse	Safe Configuration	
1	0.20	0.28	BP_WaitFor3V3_Internal	Safe Configuration	
1	0.30	0.38	BP_ECWait_Internal	Infinite Wait	
1	0.40	0.48	BP_WaitFor3V3_External	Safe Configuration	
1	0.50	0.58	BP_ECWait_External	Infinite Wait	
1	0.60	1.00	BP_NoWait	Safe Configuration	
0	0.10	0.18	BP_NoResponse	Infinite Wait	
0	0.20	0.28	BP_NoResponse	Infinite Wait	
0	0.30	0.38	BP_ECWait_Internal	Infinite Wait	
0	0.40	0.48	BP_NoWait	Configuration 3	
0	0.50	0.58	BP_ECWait_External	Infinite Wait	
0	0.60	0.68	BP_NoResponse	Infinite Wait	
0	0.70	0.78	BP_NoWait	Reserved	
0	0.80	0.88	BP_NoResponse	Infinite Wait	
0	0.90	1.00	BP_NoWait	Configuration 5	

(1) External resistor tolerance of 1% is required. Resistor values must be chosen to yield a DIV value centered nominally between listed MIN and MAX values.

The pin strapping configures two different parameters, Dead battery mode and device configuration. The dead battery mode selects device behavior when powered from VBUS. The dead battery mode behaviors are detailed in Table 8-8.

CONFIGURATION	DESCRIPTION	
BP_NoResponse	No power switch is enabled and the device does not start-up until VIN_3V3 is present.	
BP_WaitFor3V3_Internal	The internal power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device does not continue to start-up or attempt to load device configurations until VIN_3V3 is present.	

#### **Table 8-8. Dead Battery Configurations**



#### Table 8-8. Dead Battery Configurations (continued)

CONFIGURATION	DESCRIPTION			
BP_WaitFor3V3_External	The external power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device does not continue to start-up or attempt to load device configurations until VIN_3V3 is present.			
BP_ECWait_Internal	The internal power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device infinitely tries to load configuration.			
BP_ECWait_External	The external power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device infinitely tries to load configuration.			
BP_NoWait	The device continues to start-up and attempts to load configurations while receiving power from VBUS. Once configuration is loaded the appropriate power switch is closed based on the loaded configuration.			

#### Note

Devices implementing the BP\_WaitFor3V3\_External configuration must use GPIO16 for port 1 external path control and GPIO17 for port 2 external path control.

When powering up from VIN\_3V3 or VBUS the device will attempt to load configuration information from the SPI or I2C digital interfaces. The device configuration settings select the device behavior should configuration information not be available during the device boot process. Table 8-9 shows the device behavior for each device configuration setting.

#### Table 8-9. Device Default Configurations

Configuration	Description
Safe	Ports disabled, if powered from VBUS operates a legacy sink
Infinite Wait	Device infinitely waits in boot state for configuration information
Configuration 1	Reserved
Configuration 2	Reserved
Configuration 3	UFP only (Internal Switch) 5-20 V at 0.9 - 3.0-A Sink capability TBT Alternate Modes not enabled DisplayPort Alternate Modes not enabled
Configuration 4	Reserved
Configuration 5	UFP only (External Switch)) 5-20 V at 0.9-3.0-A Sink capability 5 V at 3.0-A Source capability TBT Alternate Modes not enabled DisplayPort Alternate Modes not enabled

#### 8.4.2 Power States

The TPS65988DK may operate in one of three different power states: Active, Idle, or Sleep. The functionality available in each state is summarized in Table 8-10.

Table 8-10. Power States					
	ACTIVE	IDLE	SLEEP		
	Туре-С	State			
Type-C Port 1 State	Connected or Unconnected	Connected or Unconnected	Unconnected		
LDO_3V3 <sup>(1)</sup>	Valid	Valid	Valid		
LDO_1V8	Valid	Valid	Valid		
	Oscillato	or Status			
Digital Core Clock Frequency	12 MHz	4 MHz - 6 MHz	100 kHz		
100-kHz Oscillator Status	Enabled	Enabled	Enabled		
24-MHz Oscillator Status	Enabled	Enabled	Disabled		
Available Features					



## Table 8-10. Power States (continued)

	ACTIVE	IDLE	SLEEP		
Type-C Detection	Yes	Yes	Yes		
PD Communication	Yes	No	No		
I2C Communication	Yes	Yes	No		
SPI Communication	Yes	No	No		
	Wake Events				
Wake on Attach/Detach	N/A	Yes	Yes		
Wake on PD Communication	N/A	Yes <sup>(2)</sup>	No		
Wake on I2C Communication	N/A	Yes	Yes		

(1) LDO\_3V3 may be generated from either VIN\_3V3 or VBUS. If LDO\_3V3 is generated from VBUS, TPS65988DK ports only operate as sinks.

(2) Wake up from Idle to Active upon a PD message is supported however the first PD message received is lost.



## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


## 9.1 Application Information

The TPS65988DK firmware implements a host interface over  $I^2C$  to allow for the configuration and control of all device options. Initial device configuration is configured through a configuration bundle loaded onto the device during boot. The bundle may be loaded through  $I^2C$  or SPI. The TPS65988DK configuration bundle and host interface allow the device to be customized for each specific application. The configuration bundle can be generated through the Application Customization Tool.

## 9.2 Typical Applications

## 9.2.1 USB4 Device Application with Host Charging

The figure below shows a USB4 Device application, where there are a total of four Type-C PD Ports. One port is the main connection to a USB4 Host that is a UFP in terms of data and a source of power. The other three ports are DFPs in terms of data and source power. Generally the main UFP source Type-C PD port provides the highest power (up to 100 W) to charge a USB4 Host. The key four devices in the system are the PD Controller (2), Dock Management Controller, USB4 Hub Controller, and UFP Variable Power Supply.





In this application, two dual port TPS65988DK PD controllers are used to determine the connection and provide power on the Type-C ports. The primary TPS65988DK manages Port A (UFP Source) and Port B (DFP Source). The secondary TPS65988DK manages the other two, Port C (DFP Source) and Port D (DFP Source). For systems that do not need all four ports a combination of TPS65988DK and TPS65987DDK may be used to scale



for specific design requirements. The PD controllers have two I2C clients that are controlled by the Dock Management Controller and the USB4 Hub Controller. The PD controllers have an optional I2C Host that may be used to control a variable power supply.

The Dock Management Controller (DMC), TPS65982DMC, main functions are the Connection Manager, Power Manager, Input Power Control, Secure Firmware Update & booting of the PD controllers. The Connection Manager determines the capabilities of the UFP connection and sets the DFP capabilities accordingly. The Power Manager keeps the power allocated to each of the Type-C ports within a specific power budget and also monitors the entire system power to keep from over loading the Barrel Jack adapter supply. The DMC also controls the input power to the system and soft starts the power path to prevent large inrush currents when the Barrel Jack supply is connected. The Secure Firmware Update is accomplished over USB2, the DMC is connected to one of the USB2 DFP ports on the USB4 Hub Controller or USB2 Hub in the system. The DMC provides the Secure Firmware Update for itself and the PD controllers. The DMC will boot the PD controllers over the I2C connection. The I2C connection between the DMC and PD controllers also serves as communication channel for the Connection and Power Manager.

The USB4 Hub Controller manages the data paths for all of the Type-C ports and determines the required data protocol by reading the PD controller status over I2C connection. The UFP port is the main connection to the USB4 Hub Controller from a USB4 host. The other DFP ports act as expansion ports to connect other USB Type-C & PD devices.

The UFP Variable Power Supply provides 5 V/9 V/15 V/20 V up to 100 W to charge the connected USB4 host. The TPS55288 is used in this application since it is capable of tightly regulating the output voltage and current. The TPS55288 is best connected to the I2C Host on the Primary PD controller, to set the output voltage and current regulation. The other DFP ports generally support 5 V @ 3 A to connect to Type-C & PD devices.

#### 9.2.1.1 Design Requirements

### 9.2.1.1.1 Power Supply Design Requirements

 Table 9-1 shows the Power Design parameters for the USB4 Device application.

Power Design Parameters	Value	Current Path
UFP Source Port A	5 V/9 V/15 V/20 V @ 5 A	Host Charging VBUS
DFP Source Port B/C/D	5 V @ 9 A (3 A per Port)	DFP VBUS
PP_CABLE Port A/B/C/D	5 V @ 2 A (500 mA per Port)	VCONN Source
DMC External Input Path	20 V @ 10 A (Imax Sensed)	USB4 Device Input Power
VIN_3V3 PD Controller & DMC	3.3 V @ 150 mA (50 mA per device)	PD Controller& DMC Power

#### Table 9-1. Power Supply Design Requirements

## 9.2.1.2 Detailed Design Procedure

### 9.2.1.2.1 USB Power Delivery Source Capabilities

 Table 9-2 summarizes the source PDOs for all of the ports for the USB4 Device.

Port	PDO Types	Voltage	Current		
Port A	Fixed	5 V/9 V/15 V/20 V	3 A/3 A/3 A/5 A		
Port B	Fixed	5 V	3 A		
Port C	Fixed	5 V	3 A		
Port D	Fixed	5 V	3 A		

Table 9-2. Source Capabilities



#### 9.2.1.2.2 USB Power Delivery Sink Capabilities

The UFP Source port is the only DRP port that may connect as a DFP or UFP which means that it should have at least one sink capability when connected as a UFP. The DFP ports can only connect as a DFP, where they do not have any sink capabilities.

Port	PDO Types	Voltage	Current	
Port A	Fixed	5 V	0 A	

#### Table 9-3. Sink Capabilities

#### 9.2.1.2.3 Supported Data Modes

USB4 Hub Controllers may vary on the data supported on the UFP and DFP ports. In this specific example the USB4 Hub Controllers support USB3, DisplayPort, Thunderbolt, and USB4 on the UFP Port. The DFP Ports will also support these modes when connected to other Type-C & PD devices.

Mode of Operation	Data	Data Role		
USB Data USB3.1 Gen2 UFP: Device, DFP: Host		UFP: Device, DFP: Host		
DisplayPort	DP Video	UFP: UFP_D, DFP: DFP_D		
Thunderbolt	PCIe/DP Video	UFP: Host/Device, DFP: Host		
USB4	Tunneled USB3/PCIe/DP	UFP: Device, DFP Host		

#### Table 9-4. Data Modes

#### 9.2.1.2.4 USB4 Hub Controller & PD Controller I2C Communication

The I2C connection from the PD controllers and the USB4 Hub Controller communicates the connection present at the Type-C Ports. Each port on the USB4 controller may have its I2C interrupt pin to notify the USB4 Hub Controller which port has a new connection. The PD controllers have an option to use the shared interrupt for both ports or to have a separate interrupt for each port that is mapped to a GPIO in its configuration. In the shared interrupt case, the USB4 Hub Controller will query both port addresses and will determine which port has a data connection. For the dedicated interrupt the USB4 hub controller will only query the specific port address and determine the connection present.

Figure 9-2 shows the dedicated GPIO interrupt connection.




Figure 9-2. Dedicated Interrupts for USB4 Hub

Figure 9-3 shows the shared interrupt connection on I2C2\_IRQ.






Figure 9-3. Shared Interrupts for USB4 Hub


Table 9-5 shows an example of the port I2C addresses for each of the PD controller ports.

Port	I2C Address
Port A	0x38
Port B	0x3F
Port C	0x48
Port D	0x4F

## Table 9-5. Recommended I2C Addresses - Hub Controller

#### 9.2.1.2.5 Dock Management Controller & PD Controller I2C Communication

The I2C connection from the PD controllers and the Dock Management Controller communicates to boot up the PD controllers and enable the Connection & Power Manager functions. The DMC has two GPIO dedicated for Port A/B and Port C/D interrupts. The shared interrupt connection to the Dock Management Controller will query both port addresses and will determine which port has been updated.



## Figure 9-4. Interupt Configuration for DMC

Table 9-6 shows and example of the port I2C address for each of the PD controller ports.

 Table 9-6. Recommended I2C Addresses - DMC

Port	I2C Address
Port A	0x20

Copyright © 2020 Texas Instruments Incorporated



Table 9-6. Recommended I2C Addresses - DMC (continued)

Port	I2C Address
Port B	0x24
Port C	0x21
Port D	0x25

#### 9.2.1.2.6 SPI Flash Options

The TPS65982DMC is connected to the SPI Flash which contains the firmware for the DMC and the PD controllers connected. Table 9-7 shows the supported SPI flash options.

Manufacturer	Part Number	Size
Winbond	W25Q80JVNIQ	8 Mb
Spansion	S25FL208K	8 Mb
AMIC	A25L080	8 Mb
Macronix	MX25L8006EM1I	8 Mb
Micron	M25PE80-VMN6TP	8 Mb
Micron	M25PX80-VMN6TP	8 Mb

## Table 9-7. SPI Flash Options



## **10 Power Supply Recommendations**

#### 10.1 3.3-V Power

#### 10.1.1 VIN\_3V3 Input Switch

The VIN\_3V3 input is the main supply to the TPS65988DK device. The VIN\_3V3 switch (see Figure 8-9) is a unidirectional switch from VIN\_3V3 to LDO\_3V3, not allowing current to flow backwards from LDO\_3V3 to VIN\_3V3. This switch is on when 3.3 V is available. See Table 10-1 for the recommended external capacitance on the VIN\_3V3 pin.

#### 10.1.2 VBUS 3.3-V LDO

The 3.3-V LDO from VBUS steps down voltage from VBUS to LDO\_3V3 which allows the TPS65988DK device to be powered from VBUS when VIN\_3V3 is unavailable. This LDO steps down any recommended voltage on the VBUS pin. When VBUS is 20 V, as is allowable by USB PD, the internal circuitry of the TPS65988DK device operates without triggering thermal shutdown; however, a significant external load on the LDO\_3V3 pin can increase the temperature enough to trigger a thermal shutdown. The VBUS 3.3-V LDO blocks reverse current from LDO\_3V3 back to VBUS allowing VBUS to be unpowered when LDO\_3V3 is driven from another source. See Table 10-1 for the recommended external capacitance on the VBUS and LDO\_3V3 pins.

#### 10.2 1.8-V Power

The internal circuitry is powered from 1.8 V. The 1.8-V LDO steps the voltage down from LDO\_3V3 to 1.8 V. The 1.8-V LDO provides power to all internal low-voltage digital circuits which includes the digital core, memory and other digital circuits. The 1.8-V LDO also provides power to all internal low-voltage analog circuits. See Table 10-1 for the recommended external capacitance on the LDO\_1V8 pin.

### **10.3 Recommended Supply Load Capacitance**

Table 10-1 lists the recommended board capacitances for the various supplies. The typical capacitance is the nominally rated capacitance that must be placed on the board as close to the pin as possible. The maximum capacitance must not be exceeded on pins for which it is specified. The minimum capacitance is minimum capacitance allowing for tolerances and voltage derating ensuring proper operation.

		VOLTAGE	CAPACITANCE			
PARAMETER	DESCRIPTION	RATING	MIN (ABSOLUTE)	TYP (PLACED)	MAX (ABSOLUTE)	
CVIN_3V3	Capacitance on VIN_3V3	6.3 V	5 µF	10 µF		
CLDO_3V3	Capacitance on LDO_3V3	6.3 V	5 µF	10 µF	25 µF	
CLDO_1V8	Capacitance on LDO_1V8	4 V	2.2 µF	4.7 µF	12 µF	
CVBUS1	Capacitance on VBUS1	25 V	0.5 µF	1 µF	12 µF	
CVBUS2	Capacitance on VBUS2	25 V	0.5 µF	1 µF	12 µF	
CPP_HV_SRC	Capacitance on PP_HV when configured as a 5-V source	10 V	2.5 µF	4.7 µF		
CPP_HV_SNK	Capacitance on PP_HV when configured as a 20-V sink	25 V	1 µF	47 µF	120 µF	
CPP_CABLE	Capacitance on PP_CABLE. When shorted to PP_HV congifured as a 5-V source, the CPP_HV_SRC capacitance may be shared.	10 V	2.5 µF	4.7 µF		

#### Table 10-1. Recommended Supply Load Capacitance



## 11 Layout

## **11.1 Layout Guidelines**

A dual port full featured USB Type-C and PD system can be easily implemented in a 20 mm × 40 mm (800 mm<sup>2</sup>) area with the TPS65988DK. This area includes two Type-C receptacles, two low Rdson external power paths, Type-C protection for CC and SBU pins, and the TPS65988DK. The layout techniques in this guide can be applied to other USB Type-C systems.

## 11.2 Layout Example

The schematic below shows the design used for this layout example. All TPS65988 I/O are routed in this example, not all designs will use all of the I/O on the device. For differential routing for USB3.1, USB2.0, DisplayPort, and Thunderbolt follow their requirements defined by their respective specifications.




Figure 11-1. Layout Example Device Schematic






Figure 11-2. Example Connector Schematic

## 11.3 Stack-up and Design Rules

An 8-layer stack-up is used and this particular stack is common with most processor chipset guides. In some systems a 10-layer stack-up is used, the same principles can be carried over from the 8-layer to a 10-layer stack-up. Figure 11-3 shows the details of each of the layers. The two outer layers have a thickness of 1.0-oz copper and the inner layers are 0.5-oz copper.




Figure 11-3. 8 Layer Board Stack Up

Table 11-1 shows the recommended routing for each of these layers. For power routing the Power 1/2 planes can be stacked to allow for high currents.

Layer	Routing		
SSTXRX1	Differential: 85 Z, 90 Z, 100 Z, Single Ended: 50 Z, Power, and GPIO		
High Speed	Differential: 85 Z, 90 Z, 100 Z, Single Ended: 50 Z, and GPIO		
Power 1	Power and GPIO		

#### Table 11-1. Recommend Routing for Layers



#### Table 11-1. Recommend Routing for Layers (continued)

Layer	Routing			
Power 2	Power and GPIO			
SSTXRX2	Differential: 85 Z, 90 Z, 100 Z, Single Ended: 50 Z, Power, and GPIO			

The vias used in this layout example are 8mil/16mil. There are no blind and buried vias used in this layout example and for any via on pad used it is recommended to use epoxy filled vias. The figure below shows the via sizing.





## **11.4 Main Component Placement**

This layout example will place the two Type-C connectors close to each other as they would be a notebook. The Type-C connectors are placed 1000 mils from center to center. This will allow for enough space for the end-user to plug in two USB Type-C devices with ease. The external power paths can be placed in between the ports to make the connection to the system supply easier. The TPS65988DK is placed above the external power path. This will make for a better connection to VBUS for the TPS65988DK and the external power path. The High Level Placement figure below shows the solution size and placement of these main components. It is recommended to follow the layout guide in a step by step process.




Figure 11-5. High Level Placement

## 11.5 Super Speed Type-C Connectors

In this layout example a dual row SMT mid mount Type-C connector is used. Start by placing vias for all the signals on the Type-C connector that need to be routed on another layer. Once the vias have been placed, route



out the super speed lines and place their ESD protection close to the Type-C connector. The figures below show the via placement, top routing, and bottom routing for the super speed signals on the Type-C connector. The same should be implemented for both Type-C connectors.




Figure 11-6. Type-C Connector Via Placement





Figure 11-7. Type-C Connector SSTXRX Top Layer




## **11.6 Capacitor Placement**

All of the capacitors for the TPS65988DK must be placed close to their respective pin. For the PP\_HV1/2, VBUS1/2, VIN\_3V3 and LDO\_3V3 it is recommended to place their capacitors on the opposite side of the TPS65988DK with the GND terminal facing away from the TPS65988DK. This method will have all of the GND terminals together in order to have a solid plane that can be stitched to GND. The DRAIN1/2 pad will also have more room for their bottom side pour. PP\_CABLE1/2 and LDO\_1V8 are placed on the opposite side but their GND terminals are facing toward the TPS65988DK to share the common GND pour from the TPS65988DK GND pad. VBUS1/2 and PP\_HV1/2 should have at least four vias to connect the TPS65988DK pin, capacitors and pours. For VIN\_3V3, LDO\_3V3, LDO\_1V8 and PP\_CABLE1/2 they can be connected with a single via to their capacitors and pours.

TEXAS INSTRUMENTS www.ti.com

TPS65988DK SLVSFN9 – SEPTEMBER 2020



# 11.7 CC1/2 Capacitors & ADCIN1/2 Resistors

The CC1/2 capacitors should be placed on the same layer as the TPS65988DK and should be placed relatively close to the pins. The ADCIN1/2 resistors have more flexibility where they are placed. In this layout example they are placed close to the LDO\_3V3. The figure below shows the placement.






Figure 11-12. CC and ADCIN1/2 Component Placements

## **11.8 CC and SBU Protection Placement**

The protection device should be placed close to the Type-C connector. In this layout example they are placed in between the Type-C connectors and the TPS65988DK.

SLVSFN9 - SEPTEMBER 202 www.ti.com

Figure 11-13. Protection Placement

## 11.9 CC Routing

**TPS65988DK** 

Routing the CC lines with an 8 mil trace will guarantee the needed current for supporting powered Type C cables through VCONN. For more information on VCONN refer to the Type C specification. For capacitor GND pin use a 16-mil trace when possible. GPIO signals can be fanned out on the top layer with a 4-mil trace. Table 11-2 summarizes the minimum trace widths for these signals.

Table 11-2. Recommended minimum widths							
Route	Minimum Width (mils)						
CC1, CC2, PP_CABLE1, PP_CABLE2	8						
VIN_3V3, LDO_3V3, LDO_1V8	6						
Component GND	10						
GPIO	4						

# Table 11-2. Recommended Minimum Widths

Figure 11-14 shows the CC routing from the connector to the protection device and to the TPS65988DK.

**EXAS** 

Instruments






Figure 11-14. Complete CC Routing

## 11.10 DRAIN1 and DRAIN2 Pad Pours

The drain pads are used for dissipating heat from the two power paths. DRAIN1 and DRAIN2 should NEVER be connected to each other or to GND. They should be left floating with their own nets assigned. The top layer should have all of the DRAIN1 pins tied to the DRAIN1 pan and the DRAIN2 pins tied to the DRAIN2 pad. When high currents are expected in the system it is recommended to place "fins" on the DRAIN1 and DRAIN2 pads. The effective heat dissipation distance is roughly 3 mm from the pad so it does not have to extend to a large area. Figure 11-15 shows the top layer routing for DRAIN1 and DRAIN2.






Figure 11-15. DRAIN1 and DRAIN2 Top Layer

On the bottom layer DRAIN1 and DRAIN2 pour are also required and it is recommended to have a larger pour than the DRAIN1 and DRAIN2 pads. The bottom layer will provide most of the heat dissipation and space should be reserved for the pours. Figure 11-16 shows the bottom layer routing for the DRAIN1 and DRAIN2 pads.






Figure 11-16. Figure 13. DRAIN1 and DRAIN2 Bottom Layer

## 11.11 VBUS Routing


When higher current are required in the system and there are space constraints it is recommended to stack power planes to help carry the higher currents. These are mostly used at the Type-C connector where most of the room will be reserved for SSTX/RX, USB2, SBU and CC signals. Table 11-3 summarizes the recommended widths for various VBUS currents.

VBUS Current	Trace Width (0.5 oz Copper)	Trace Width (1 oz Copper)					
1.5 A	50 mil	30 mil					
3 A	100 mil	60 mil					
5 A	240 mil	120 mil					

Table 11-3. Recommended Trac	ce Width for VBUS Currents
------------------------------	----------------------------


The figures below show the SSTXRX1, Power1, Power2 and SSTXRX2 layers and the VBUS routing for the two ports.






## 11.12 Completed Layout

A dual port Type-C and PD system can easily be placed and routed in an area smaller than 1×2 inches allowing for Super Speed signals to be routed easily to the system. The figures below show the complete layout for all of the layers and 3D views of the PCB area.







## **11.13 Power Dissipation**

The total power dissipation inside the TPS65988DK should not cause the temperature of the power paths to exceed the maximum junction temperature of 150°C or the controller to exceed the maximum junction temperature to exceed 125°C.



## 12 Device and Documentation Support

## 12.1 Device Support

#### 12.1.1 Firmware Warranty Disclaimer

IN ORDER FOR THE TPS6598X DEVICE TO FUNCTION IN ACCORDANCE WITH THIS SPECIFICATIONS, YOU WILL NEED TO DOWNLOAD THE LATEST VERSION OF THE FIRMWARE FOR THE DEVICE. IF YOU DO NOT DOWNLOAD AND INCORPORATE THE LATEST VERSION OF THE FIRMWARE INTO THE DEVICE, THEN THE DEVICE IS PROVIDED "AS IS" AND TI MAKES NO WARRANTY OR REPRESENTATION WHATSOEVER IN RESPECT OF SUCH DEVICE, AND DISCLAIMS ANY AND ALL WARRANTIES AND REPRESENTATIONS WITH RESPECT TO SUCH DEVICE. FURTHER, IF YOU DO NOT DOWNLOAD AND INCORPORATE THE LATEST VERSION OF THE FIRMWARE INTO THE DEVICE, TI WILL NOT BE LIABLE FOR AND SPECIFICALLY DISCLAIMS ANY DAMAGES, INCLUDING DIRECT DAMAGES, HOWEVER CAUSED, WHETHER ARISING UNDER CONTRACT, TORT, NEGLIGENCE, OR OTHER THEORY OF LIABILITY RELATING TO THE DEVICE, EVEN IF TI IS ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

### **12.2 Documentation Support**

### 12.2.1 Related Documentation

• TUSB1064 USB TYPE-C<sup>™</sup> DP Alt Mode 10 Gbps Sink-Side Linear Redriver Crosspoint Switch data sheet

### **12.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 12.4 Trademarks

Thunderbolt<sup>™</sup> is a trademark of Intel.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.6 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65988DKRSHR	ACTIVE	VQFN	RSH	56	2500	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-10 to 75	T65988 DK	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65988DKRSHR	VQFN	RSH	56	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

1-Oct-2020




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65988DKRSHR	VQFN	RSH	56	2500	367.0	367.0	38.0

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RSH0056E**



# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RSH0056E**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RSH0056E**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated