

🕳 Order

Now



**DLPC3470** 

ZHCSI46B-APRIL 2018-REVISED JUNE 2019

Reference

Design

# DLPC3470 显示和光控制器

Technical

Documents

- 1 特性
- 适用于 DLP2010 和 DLP2010NIR (0.2 WVGA) TRP DMD 的显示和光控制器
- 显示 特性
  - 最高支持 720p 的输入图像大小
  - 高达 120Hz 的输入帧速率(2D 和 3D)
  - 24 位, 输入像素接口支持:
    - 并行或 BT656, 接口协议
    - 像素时钟高达 150MHz
  - 图像处理 IntelliBright<sup>™</sup>算法、图像大小调整、
     1D Keystone、CCA、可编程 Degamma
- 光控制 特性的 xHCI 控制器:
  - 针对机器视觉和数码曝光进行了优化的图形显示
  - 灵活的内部 (1D) 和外部 (2D) 图形流模式
    - 可编程曝光时间
    - 高达 2500Hz(1位)和 360Hz(8位)的 高速图形速率
  - 可编程 2D 静态图形(通过启动界面)
  - 内部图形流模式支持简化的系统设计
    - 不再需要视频接口
    - 通过闪存存储超过 1000 个图形
  - 便于实现摄像头/传感器同步的灵活触发器信号
    - 一个可配置输入触发器
    - 两个可配置输入触发器

- 系统 特性的 xHCI 控制器:
- 器件配置的 I<sup>2</sup>C 控制

Tools &

Software

- 可编程 Splash 屏幕
- 可编程 LED 电流控制
- 断电时自动实现 DMD 停放
- 2 应用
- 集成显示和 3D 深度扫描仪
  - 智能手机/平板电脑/笔记本电脑/摄像机
  - 电池供电的移动式附件
- 3D 深度扫描仪: 3D 相机、3D 重建、AR/VR、牙 科扫描仪

Support &

Community

20

- 3D 机器视觉:机器人学、计量学、在线检测 (AOI)
- 3D 生物特征识别:人脸和指纹识别
- 曝光: 3D 打印机、激光打标


# 3 说明

DLPC3470 显示和光控制器为 DLP2010/DLP2010NIR 数字微镜器件 (DMD) 的可靠运行提供支持,适用于视 频显示和光控制 应用。DLPC3470 控制器提供了连接 用户电子产品和 DMD 的便捷接口,以高速、精确且高 效地显示视频和控制光图形。

器件信息(1)

		•
器件型号	封装	封装尺寸 (标称值)
DLPC3470	NFBGA (201)	13.00mm x 13.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。



### 典型的独立系统

INSTRUMENTS

Texas

# 目录

<ol> <li>特性</li></ol>	
<ul> <li>3 说明</li></ul>	
<ul> <li>修订历史记录</li> <li>Pin Configuration and Functions.</li> <li>Specifications.</li> <li>6.1 Absolute Maximum Ratings.</li> <li>6.2 ESD Ratings.</li> <li>6.3 Recommended Operating Conditions.</li> <li>6.4 Thermal Information.</li> <li>6.5 Electrical Characteristics over Recommended Operating Conditions.</li> <li>6.6 Electrical Characteristics.</li> <li>6.7 Internal Pullup and Pulldown Characteristics.</li> <li>6.8 High-Speed Sub-LVDS Electrical Characteristics.</li> <li>6.9 Low-Speed SDR Electrical Characteristics.</li> <li>6.10 System Oscillators Timing Requirements.</li> <li>6.12 Parallel Interface Frame Timing Requirements.</li> <li>6.13 Parallel Interface General Timing Requirements.</li> <li>6.14 BT656 Interface General Timing Requirements.</li> </ul>	1
5       Pin Configuration and Functions         6       Specifications         6.1       Absolute Maximum Ratings         6.2       ESD Ratings         6.3       Recommended Operating Conditions         6.4       Thermal Information         6.5       Electrical Characteristics over Recommended Operating Conditions         6.6       Electrical Characteristics         6.7       Internal Pullup and Pulldown Characteristics         6.8       High-Speed Sub-LVDS Electrical Characteristics         6.9       Low-Speed SDR Electrical Characteristics         6.10       System Oscillators Timing Requirements         6.11       Power-Up and Reset Timing Requirements         6.12       Parallel Interface Frame Timing Requirements         6.13       Parallel Interface General Timing Requirements         6.14       BT656 Interface General Timing Requirements	1
<ul> <li>6 Specifications.</li> <li>6.1 Absolute Maximum Ratings</li> <li>6.2 ESD Ratings.</li> <li>6.3 Recommended Operating Conditions</li> <li>6.4 Thermal Information</li> <li>6.5 Electrical Characteristics over Recommended Operating Conditions</li> <li>6.6 Electrical Characteristics</li> <li>6.7 Internal Pullup and Pulldown Characteristics.</li> <li>6.8 High-Speed Sub-LVDS Electrical Characteristics.</li> <li>6.9 Low-Speed SDR Electrical Characteristics.</li> <li>6.10 System Oscillators Timing Requirements</li> <li>6.12 Parallel Interface Frame Timing Requirements</li> <li>6.13 Parallel Interface General Timing Requirements</li> <li>6.14 BT656 Interface General Timing Requirements</li> </ul>	2
<ul> <li>6.1 Absolute Maximum Ratings</li> <li>6.2 ESD Ratings</li> <li>6.3 Recommended Operating Conditions</li> <li>6.4 Thermal Information</li> <li>6.5 Electrical Characteristics over Recommended Operating Conditions</li> <li>6.6 Electrical Characteristics</li> <li>6.7 Internal Pullup and Pulldown Characteristics</li> <li>6.8 High-Speed Sub-LVDS Electrical Characteristics</li> <li>6.9 Low-Speed SDR Electrical Characteristics</li> <li>6.10 System Oscillators Timing Requirements</li> <li>6.12 Parallel Interface Frame Timing Requirements</li> <li>6.13 Parallel Interface General Timing Requirements</li> <li>6.14 BT656 Interface General Timing Requirements</li> </ul>	3
<ul> <li>6.2 ESD Ratings</li></ul>	5
<ul> <li>6.3 Recommended Operating Conditions</li></ul>	15
<ul> <li>6.4 Thermal Information</li></ul>	15
<ul> <li>6.5 Electrical Characteristics over Recommended Operating Conditions</li> <li>6.6 Electrical Characteristics</li> <li>6.7 Internal Pullup and Pulldown Characteristics</li> <li>6.8 High-Speed Sub-LVDS Electrical Characteristics</li> <li>6.9 Low-Speed SDR Electrical Characteristics</li> <li>6.10 System Oscillators Timing Requirements</li> <li>6.11 Power-Up and Reset Timing Requirements</li> <li>6.12 Parallel Interface Frame Timing Requirements</li> <li>6.13 Parallel Interface General Timing Requirements</li> <li>6.14 BT656 Interface General Timing Requirements</li> </ul>	16
Operating Conditions       6.6         Electrical Characteristics       7         6.7       Internal Pullup and Pulldown Characteristics         6.8       High-Speed Sub-LVDS Electrical Characteristics         6.9       Low-Speed SDR Electrical Characteristics         6.10       System Oscillators Timing Requirements         6.11       Power-Up and Reset Timing Requirements         6.12       Parallel Interface Frame Timing Requirements         6.13       Parallel Interface General Timing Requirements         6.14       BT656 Interface General Timing Requirements	16
<ul> <li>6.6 Electrical Characteristics</li></ul>	
<ul> <li>6.7 Internal Pullup and Pulldown Characteristics</li></ul>	17
<ul> <li>6.8 High-Speed Sub-LVDS Electrical Characteristics</li></ul>	18
<ul> <li>6.9 Low-Speed SDR Electrical Characteristics</li></ul>	20
<ul> <li>6.10 System Oscillators Timing Requirements</li></ul>	20
<ul> <li>6.11 Power-Up and Reset Timing Requirements</li></ul>	21
<ul> <li>6.12 Parallel Interface Frame Timing Requirements 2</li> <li>6.13 Parallel Interface General Timing Requirements 2</li> <li>6.14 BT656 Interface General Timing Requirements 2</li> </ul>	22
<ul><li>6.13 Parallel Interface General Timing Requirements2</li><li>6.14 BT656 Interface General Timing Requirements 2</li></ul>	22
6.14 BT656 Interface General Timing Requirements 2	23
	24
6.15 Flash Interface Timing Requirements 2	25
	26
7 Parameter Measurement Information 2	27
7.1 HOST_IRQ Usage Model 2	27
7.2 Input Source	28
8 Detailed Description 3	31

	~ 4	<b>o</b> i	~ 4
	8.1	Overview	
	8.2	Functional Block Diagram	. 31
	8.3	Feature Description	. 32
	8.4	Device Functional Modes	. 50
9	Appl	lication and Implementation	. 51
	9.1	Application Information	. 51
	9.2	Typical Application	. 51
10	Pow	er Supply Recommendations	. 54
	10.1	System Power-Up and Power-Down Sequence	
	10.2	DLPC3470 controller Power-Up Initialization	
		Sequence	
	10.3	DMD Fast PARK Control (PARKZ)	. 57
	10.4	Hot Plug Usage	. 57
	10.5	Maximum Signal Transition Time	. 57
11	Layo	out	58
	11.1	Layout Guidelines	. 58
	11.2	Layout Example	. 63
12	器件	和文档支持	64
	12.1	器件支持	. 64
	12.2	接收文档更新通知	. 65
	12.3	社区资源	. 65
	12.4	商标	. 65
	12.5	静电放电警告	. 66
	12.6	Glossary	. 66
13	机械	、封装和可订购信息	. 66

# 4 修订历史记录

Changes from Revision A (July 2018) to Revision B	Page
Changed normal park time from 500 µs to 20 ms	
Changes from Original (April 2018) to Revision A	Page
<ul> <li>首次公开发布的完整数据表</li> </ul>	





# 5 Pin Configuration and Functions

																1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	1	
•	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A	
•	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	С	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0	0	0	0								0	0	0	0	E	
0	0	0	0		0	0	0	0	0		0	0	0	0		
0	0	0	0		0	0	0	0	0		0	0	0	0	G	
0	0	0	0		0	0	0	0	0		0	0	0	0		
0	0	0	0		0	0	0	0	0		0	0	0	0	J	
0	0	0	0		0	0	0	0	0		0	0	0	0		
0	0	0	0								0	0	0	0	L	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	N	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
•	0	0	0	0	0	0	0	0	0	0	0	0	Ф	$\oplus$	R	



DLPC3470 ZHCSI46B – APRIL 2018 – REVISED JUNE 2019

#### www.ti.com.cn

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Α	DMD_LS_C LK	DMD_LS_W DATA	DMD_HS_W DATAH_P	DMD_HS_W DATAG_P	DMD_HS_W DATAF_P	DMD_HS_W DATAE_P	DMD_HS_CLK_ P	DMD_HS_W DATAD_P	DMD_HS_W DATAC_P	DMD_HS_W DATAB_P	DMD_HS_W DATAA_P	CMP_OUT	SPI0_CLK	SPI0_CSZ0	CMP_PWM
в	DMD_DEN_ ARSTZ	DMD_LS_R DATA	DMD_HS_W DATAH_N	DMD_HS_W DATAG_N	DMD_HS_W DATAF_N	DMD_HS_W DATAE_N	DMD_HS_CLK_ N	DMD_HS_W DATAD_N	DMD_HS_W DATAC_N	DMD_HS_W DATAB_N	DMD_HS_W DATAA_N	SPI0_DIN	SPI0_DOUT	LED_SEL_1	LED_SEL_0
С	DD3P	DD3N	VDDLP12	VSS	VDD	VSS	VCC	VSS	VCC	HWTEST_E N	RESETZ	SPI0_CSZ1	PARKZ	GPIO_00	GPIO_01
D	DD2P	DD2N	VDD	VCC	VDD	VSS	VDD	VSS	VDD	VSS	VCC_FLSH	VDD	VDD	GPIO_02	GPIO_03
Е	DCLKP	DCLKN	VDD	VSS								VCC	VSS	GPIO_04	GPIO_05
F	DD1P	DD1N	RREF	VSS		VSS	VSS	VSS	VSS	VSS		VCC	VDD	GPIO_06	GPIO_07
G	DD0P	DD0N	VSS_PLLM	VSS		VSS	VSS	VSS	VSS	VSS		VSS	VSS	GPIO_08	GPIO_09
н	PLL_REFCL K_I	VDD_PLLM	VSS_PLLD	VSS		VSS	VSS	VSS	VSS	VSS		VSS	VDD	GPIO_10	GPIO_11
J	PLL_REFCL K_O	VDD_PLLD	VSS	VDD		VSS	VSS	VSS	VSS	VSS		VDD	VSS	GPIO_12	GPIO_13
к	PDATA_1	PDATA_0	VDD	VSS		VSS	VSS	VSS	VSS	VSS		VSS	VCC	GPIO_14	GPIO_15
L	PDATA_3	PDATA_2	VSS	VDD								VDD	VDD	GPIO_16	GPIO_17
м	PDATA_5	PDATA_4	VCC_INTF	VSS	VSS	VDD	VCC_INTF	VSS	VDD	VDD	VCC	VSS	JTAGTMS1	GPIO_18	GPIO_19
Ν	PDATA_7	PDATA_6	VCC_INTF	PDM_CVS_ TE	HSYNC_CS	3DR	VCC_INTF	HOST_IRQ	IIC0_SDA	IIC0_SCL	JTAGTMS2	JTAGTDO2	JTAGTD01	TSTPT_6	TSTPT_7
Р	VSYNC_WE	DATEN_CM D	PCLK	PDATA_11	PDATA_13	PDATA_15	PDATA_17	PDATA_19	PDATA_21	PDATA_23	JTAGTRSTZ	JTAGTCK	JTAGTDI	TSTPT_4	TSTPT_5
R	PDATA_8	PDATA_9	PDATA_10	PDATA_12	PDATA_14	PDATA_16	PDATA_18	PDATA_20	PDATA_22	IIC1_SDA	IIC1_SCL	TSTPT_0	TSTPT_1	TSTPT_2	TSTPT_3



#### Pin Functions – Board Level Test, Debug, and Initialization

		I/O	DESCRIPTION						
NAME	NUMBER	1/0	DESCRIPTION						
HWTEST_EN	C10	I <sub>6</sub>	Manufacturing test enable signal. Connect this signal directly to ground on the PCB for normal operation.						
PARKZ	C13	I <sub>6</sub>	DMD fast PARK control (active low Input) (hysteresis buffer). PARKZ must be set high to enable normal operation. PARKZ should be set high prior to releasing RESETZ (that is, prior to the low-to-high transition on the RESETZ input). PARKZ should be set low for a minimum of 32 µs before any power is removed from the DLPC3470 controller such that the fast DMD PARK operation can be completed. Note for PARKZ, fast PARK control should only be used when loss of power is eminent and beyond the control of the host processor (for example, when the external power source has been disconnected or the battery has dropped below a minimum level). The longest lifetime of the DMD may not be achieved with the fast PARK operation. The longest lifetime is achieved with a normal PARK request control input through GPIO_08. The difference being that when the host sets PROJ_ON low, which connects to both GPIO_08 and the DLPA200x or DLPA300x PMIC device, the DLPC3470 controller takes much longer than 32 µs to park the mirrors. The DLPA200x or DLPA300x device holds on all power supplies, and maintains the RESETZ voltage high, until the longer mirror parking has completed. This longer mirror parking time, of up to 20 ms, ensures the longest DMD lifetime and reliability. The DLPA200x or DLPA300x device monitors power to the DLPC3470 controller and detects an eminent power loss condition and drives the PARKZ signal accordingly.						
Reserved	P12	I <sub>6</sub>	TI internal use. Leave unconnected.						
Reserved	P13	I <sub>6</sub>	TI internal use. Leave unconnected.						
Reserved	N13 <sup>(1)</sup>	O <sub>1</sub>	TI internal use. Leave unconnected.						
Reserved	N12 <sup>(1)</sup>	O <sub>1</sub>	TI internal use. Leave unconnected.						
Reserved	M13	I <sub>6</sub>	TI internal use. Leave unconnected.						
Reserved	N11	I <sub>6</sub>	TI internal use. Leave unconnected.						
Reserved	P11	I <sub>6</sub>	TI internal use This pin must be tied to ground, through an external 8-k $\Omega$ , or less, resistor for normal operation. Failure to tie this pin low during normal operation will cause startup and initialization problems.						
RESETZ	C11	I <sub>6</sub>	DLPC3470 controller power-on reset (active low input) (hysteresis buffer). Self-configuration starts when a low-to-high transition is detected on RESETZ. All ASIC power and clocks must be stable before this reset is de-asserted. Note that the following signals will be tri-stated while RESETZ is asserted: SPI0_CLK, SPI0_DOUT, SPI0_CSZ0, SPI0_CSZ1, and GPI0(19:00) External pullups or downs (as appropriate) should be added to all tri-stated output signals listed (including bidirectional signals to be configured as outputs) to avoid floating ASIC outputs during reset if connected to devices on the PCB that can malfunction. For SPI, at a minimum, any device selects connected to the devices should have a pullup. Unused bidirectional signals can be functionally configured as outputs to avoid floating ASIC inputs after RESETZ is set high. The following signals are forced to a logic low state while RESETZ is asserted and corresponding I/O power is applied: LED_SEL_0, LED_SEL_1 and DMD_DEN_ARSTZ No signals will be in their active state while RESETZ is asserted. Note that no I <sup>2</sup> C activity is permitted for a minimum of 500 ms after RESETZ (and PARKZ) are set high.						
TSTPT_0	R12	B <sub>1</sub>	Test pin 0 (includes weak internal pulldown) – tri-stated while RESETZ is asserted low.         Sampled as an input test mode selection control approximately 1.5 μs after de-assertion of RESETZ, and then driven as an output.         Normal use: reserved for test output. Should be left open for normal use.         Note: An external pullup should not be applied to this pin to avoid putting the DLPC3470 controller in a test mode.         Without external pullup <sup>(2)</sup> With external pullup <sup>(3)</sup> Feeds TMSEL(0)       Feeds TMSEL(0)						

If operation does not call for an external pullup and there is no external logic that might overcome the weak internal pulldown resistor, then this I/O can be left open or unconnected for normal operation. If operation does not call for an external pullup, but there is external logic that might overcome the weak internal pulldown resistor, then an external pulldown resistor is recommended to ensure a logic low.
 (2) External pullup resistor mut be 8 kO or loss for ping with internal pullup external pullup.

(2) External pullup resistor must be 8 k $\Omega$ , or less, for pins with internal pullup or down resistors.

(3) If operation does not call for an external pullup and there is no external logic that might overcome the weak internal pulldown resistor, then the TSTPT I/O can be left open/ unconnected for normal operation. If operation does not call for an external pullup, but there is external logic that might overcome the weak internal pulldown resistor, then an external pulldown resistor is recommended to ensure a logic low.

Copyright © 2018–2019, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com.cn

# Pin Functions – Board Level Test, Debug, and Initialization (continued)

PIN		I/O	DESCRIPTION						
NAME	NUMBER	1/0	DESCRIPTION						
TSTPT_1	R13	B <sub>1</sub>	Test pin 1 (includes weak internal pulldown) tri-stated while RESETZ is asserted low. Sampled as an input test mode selection control approximately 1.5 μs after de-assertion of RESETZ and then driven as an output. Normal use: reserved for test output. Should be left open for normal use. Note: Do not apply and external pullup to this pin to avoid DLPC3470 controller operation in test mode operation.						
TSTPT_2	R14	B <sub>1</sub>	Test pin 2 (Includes weak internal pulldown) – tri-stated while RESETZ is asserted low. Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of RESETZ and then driven as an output. Normal use: reserved for test output. Should be left open for normal use. Note: Do not apply and external pullup to this pin to avoid DLPC3470 controller operation in test mode.						
TSTPT_3	R15	B <sub>1</sub>	Test pin 3 (Includes weak internal pulldown) – tri-stated while RESETZ is asserted low. Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of RESETZ and then driven as an output. Reserved for test output. Maintain this pin in open status for normal use.						
TSTPT_4	P14	B <sub>1</sub>	Test pin 4 (Includes weak internal pulldown) – tri-stated while RESETZ is asserted low. Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of RESETZ and then driven as an output. Reserved for TRIG_OUT_1 signal (Output).						
TSTPT_5	P15	B <sub>1</sub>	Test pin 5 (Includes weak internal pulldown) – tri-stated while RESETZ is asserted low. Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of RESETZ and then driven as an output. Reserved for test output. Maintain this pin in open status for normal use.						
TSTPT_6	N14	B <sub>1</sub>	Test pin 6 (Includes weak internal pulldown) – tri-stated while RESETZ is asserted low. Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of RESETZ and then driven as an output. Reserved for test output. Maintain this pin in open status for normal use. No alternative use: Do not allow external logic to unintentionally pull this pin high to avoid DLPC3470 controller operation in test mode.						
TSTPT_7	N15	B <sub>1</sub>	Test pin 7 (Includes weak internal pulldown) – tri-stated while RESETZ is asserted low. Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of RESETZ and then driven as an output. Reserved for test output. Maintain this pin in open status for normal use.						



PIN	<u> </u>		ions – Parallel Port Input Data and	CRIPTION
NAME	NUMBER	I/O	PARALLEL RGB MODE	BT656 INTERFACE MODE
PCLK	P3	I <sub>11</sub>	Pixel clock <sup>(3)</sup>	Pixel clock <sup>(3)</sup>
PDM CVS TE	N4	B <sub>5</sub>	Parallel data mask <sup>(4)</sup>	Unused <sup>(5)</sup>
VSYNC_WE	P1	-5 I <sub>11</sub>	Vsync <sup>(6)</sup>	Unused <sup>(5)</sup>
HSYNC_CS	N5	I <sub>11</sub>	Hsync <sup>(6)</sup>	Unused <sup>(5)</sup>
DATAEN CMD	P2	I <sub>11</sub>	Data Valid <sup>(6)</sup>	Unused <sup>(5)</sup>
		-11	(TYPICAL RGB 888)	
PDATA_0 PDATA_1 PDATA_2 PDATA_3 PDATA_4 PDATA_5 PDATA_6 PDATA_7	K2 K1 L2 L1 M2 M1 N2 N1	I <sub>11</sub>	Blue (bit weight 1) Blue (bit weight 2) Blue (bit weight 4) Blue (bit weight 8) Blue (bit weight 16) Blue (bit weight 32) Blue (bit weight 64) Blue (bit weight 128)	BT656_Data (0) BT656_Data (1) BT656_Data (2) BT656_Data (3) BT656_Data (4) BT656_Data (5) BT656_Data (6) BT656_Data (7)
PDATA_8 PDATA_9 PDATA_10 PDATA_11 PDATA_12 PDATA_13 PDATA_14 PDATA_15	R1 R2 R3 P4 R4 P5 R5 P6	I <sub>11</sub>	(TYPICAL RGB 888) Green (bit weight 1) Green (bit weight 2) Green (bit weight 4) Green (bit weight 8) Green (bit weight 16) Green (bit weight 32) Green (bit weight 64) Green (bit weight 128)	Unused
PDATA_16 PDATA_17 PDATA_18 PDATA_19 PDATA_20 PDATA_21 PDATA_22 PDATA_23	R6 P7 R7 P8 R8 P9 R9 P10	I <sub>11</sub>	(TYPICAL RGB 888) Red (bit weight 1) Red (bit weight 2) Red (bit weight 4) Red (bit weight 8) Red (bit weight 16) Red (bit weight 32) Red (bit weight 64) Red (bit weight 128)	Unused
3DR	N6	0	<ul> <li>host when a 3D command is not provide (no closer than 1 ms to the active edge</li> <li>For light control applications: Reserve Pattern Streaming Mode only.</li> <li>If a 3D or light control application are</li> </ul>	erence (left = 1, right = 0). To be provided by the ded. Must transition in the middle of each frame of VSYNC) ed for TRIG_IN (Input). Applicable in Internal not being used (for example, 3DR input is not pulled low through an external resister (8 k $\Omega$ or

#### Pin Functions – Parallel Port Input Data and Control<sup>(1)(2)</sup>

(1) PDATA(23:0) bus mapping is pixel format and source mode dependent. See later sections for details.

(2) PDM\_CVS\_TE is optional for parallel interface operation. If unused, inputs should be grounded or pulled down to ground through an external resistor (8 k $\Omega$  or less).

(3) Pixel clock capture edge is software programmable.

(4) The parallel data mask signal input is optional for parallel interface operations. If unused, inputs should be grounded or pulled down to ground through an external resistor (8 k $\Omega$  or less). Unused inputs should be grounded or pulled down to ground through an external resistor (8 k $\Omega$  or less).

(5)

(6) VSYNC, HSYNC, and DATAEN polarity is software programmable.

DLPC3470 ZHCSI46B – APRIL 2018 – REVISED JUNE 2019 Texas Instruments

www.ti.com.cn

# Pin Functions - DSI Input Data and Clock<sup>(1)</sup>

Added PI	N	I/O	DESCRIPTION
NAME	NUMBER	1/0	MIPI DSI MODE
DCLKN DCLKP	E2 E1	B <sub>10</sub>	Not supported in this device. This pin must remain unconnected and left floating.
DD0N DD0P DD1N DD1P DD2N DD2P DD3N DD3P	G2 G1 F2 F1 D2 D1 C2 C1	B <sub>10</sub>	Not supported in this device. This pin must remain unconnected and left floating.
RREF	F3		Not supported in this device. This pin must remain unconnected and left floating.

(1) This device supports none of these pins. These pins must remain unconnected and left floating.

#### Pin Functions – DMD Reset and Bias Control

PIN	PIN		DESCRIPTION		
NAME	NUMBER	I/O	DESCRIPTION		
DMD_DEN_ARSTZ	B1	O <sub>2</sub>	DMD driver enable (active high) and DMD reset (active low). When the application supplies the corresponding I/O power, this signal the device drives this signal low after the DMD is parked and before power is removed from the DMD. If the 1.8-V power to the DLPC3470 controller is independent of the 1.8-V power to the DMD, then TI recommends a weak, external pulldown resistor to hold the signal low in the event DLPC3470 controller power is inactive while DMD power is applied.		
DMD_LS_CLK	A1	O <sub>3</sub>	DMD, low-speed interface clock		
DMD_LS_WDATA	A2	O <sub>3</sub>	DMD, low-speed serial write data		
DMD_LS_RDATA	B2	I <sub>6</sub>	DMD, low-speed serial read data		

#### Pin Functions – DMD Sub-LVDS Interface

PIN		1/0	DESCRIPTION				
NAME	NUMBER	I/O	DESCRIPTION				
DMD_HS_CLK_P DMD_HS_CLK_N	A7 B7	O <sub>4</sub>	DMD high speed interface				
DMD_HS_WDATA_H_P DMD_HS_WDATA_H_N DMD_HS_WDATA_G_P DMD_HS_WDATA_G_N DMD_HS_WDATA_F_P DMD_HS_WDATA_F_N DMD_HS_WDATA_E_N DMD_HS_WDATA_E_N DMD_HS_WDATA_D_N DMD_HS_WDATA_D_N DMD_HS_WDATA_C_N DMD_HS_WDATA_C_N DMD_HS_WDATA_B_P DMD_HS_WDATA_B_N DMD_HS_WDATA_A_N	A3 B3 A4 B4 A5 B5 A6 B6 A8 B8 A9 B9 A10 B10 A11 B11	O4	DMD high speed interface lanes, write data bits: (The true numbering and application of the DMD_HS_DATA pins are software configuration dependent)				



# Pin Functions – Peripheral Interface<sup>(1)</sup>

PIN		1/0	DESCRIPTION			
NAME	NUMBER	1/0	DESCRIPTION			
CMP_OUT	A12	I <sub>6</sub>	Successive approximation ADC comparator output (DLPC3470 controller Input). Assumes a successive approximation ADC is implemented with a WPC light sensor and/or a thermistor feeding one input of an external comparator and the other side of the comparator is driven from the ASIC's CMP_PWM pin. Should be pulled-down to ground if this function is not used. (hysteresis buffer)			
CMP_PWM	A15	0 <sub>1</sub>	uccessive approximation comparator pulse-duration modulation (output). Supplies a PWM signal to rive the successive approximation ADC comparator used in WPC light-to-voltage sensor applications. hould be left unconnected if this function is not used.			
HOST_IRQ <sup>(2)</sup>	N8	O <sub>9</sub>	lost interrupt (output) IOST_IRQ indicates when the DLPC3470 controller auto-initialization is in progress and most nportantly when it completes. he DLPC3470 controller tri-states this output during reset and assumes that an external pullup is in lace to drive this signal to its inactive state.			
IIC0_SCL	N10	B <sub>7</sub>	$I^2C$ slave (port 0) SCL (bidirectional, open-drain signal with input hysteresis): An external pullup is required. The slave $I^2C$ I/Os are 3.6-V tolerant (high-volt-input tolerant) and are powered by VCC_INTF (which can be 1.8, 2.5, or 3.3 V). External $I^2C$ pullups must be connected to a host supply with an equal or higher supply voltage, up to a maximum of 3.6 V (a lower pullup supply voltage would not likely satisfy the VIH specification of the slave $I^2C$ input buffers).			
Reserved	R11	B <sub>8</sub>	TI internal use. TI recommends an external pullup resistor.			
IIC0_SDA	N9	B <sub>7</sub>	I <sup>2</sup> C slave (port 0) SDA. (bidirectional, open-drain signal with input hysteresis): An external pullup is required. The slave I <sup>2</sup> C port is the control port of ASIC. The slave I <sup>2</sup> C I/Os are 3.6-V tolerant (high-volt-input tolerant) and are powered by VCC_INTF (which can be 1.8, 2.5, or 3.3 V). External I <sup>2</sup> C pullups must be connected to a host supply with an equal or higher supply voltage, up to a maximum of 3.6 V (a lower pullup supply voltage would not likely satisfy the VIH specification of the slave I <sup>2</sup> C input buffers).			
Reserved	R10	B <sub>8</sub>	TI internal use. TI recommends an external pullup resistor.			
LED_SEL_0	B15	0 <sub>1</sub>	LED enable select. Controlled by programmable DMD sequence         Timing       Enabled LED         LED_SEL(1:0)       DLPA200x or DLPA300x device application         00       None         01       Red         10       Green         11       Blue			
LED_SEL_1	B14	0 <sub>1</sub>	These signals will be driven low when RESETZ is asserted and the corresponding I/O power is supplied. They will continue to be driven low throughout the auto-initialization process. A weak, external pulldown resistor is still recommended to ensure that the LEDs are disabled when I/O power is not applied.			
SPI0_CLK	A13	O <sub>13</sub>	Synchronous serial port 0, clock			
SPI0_CSZ0	A14	O <sub>13</sub>	SPI port 1, device select 0 (active low output) TI recommends an external pullup resistor to avoid floating inputs to the external SPI device during ASIC reset assertion.			
SPI0_CSZ1	C12	O <sub>13</sub>	SPI port 1, device select 1 (active low output) TI recommends an external pullup resistor to avoid floating inputs to the external SPI device during ASIC reset assertion.			
SPI0_DIN	B12	I <sub>12</sub>	Synchronous serial port 0, receive data in			
SPI0_DOUT	B13	O <sub>13</sub>	Synchronous serial port 0, transmit data out			

External pullup resistor must be 8 kΩ or less.
 For more information about usage, see HOST\_IRQ Usage Model.

DLPC3470 ZHCSI46B – APRIL 2018 – REVISED JUNE 2019

www.ti.com.cn

**ISTRUMENTS** 

EXAS

# Pin Functions – GPIO Peripheral Interface<sup>(1)</sup>

PIN			
NAME	NUMBER	I/O	DESCRIPTION <sup>(2)</sup>
			General purpose I/O 19 (hysteresis buffer). Options:
GPIO_19	M15		<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>
GFI0_19	O_19 M15	B <sub>1</sub>	<ol> <li>MTR_SENSE, Motor Sense (Input): For Focus Motor control applications, this GPIO must be configured as an input to the DLPC3470 controller fed from the focus motor position sensor.</li> </ol>
			3. KEYPAD_4 (input): keypad applications
			General purpose I/O 18 (hysteresis buffer). Options:
GPIO_18	M14	В <sub>1</sub>	<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>
			2. KEYPAD_3 (input): keypad applications
			General purpose I/O 17 (hysteresis buffer). Options:
GPIO_17	L15	B <sub>1</sub>	<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>
			2. KEYPAD_2 (input): keypad applications
			General purpose I/O 16 (hysteresis buffer). Options:
GPIO_16	L14	B <sub>1</sub>	<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>
			2. KEYPAD_1 (input): keypad applications
			General purpose I/O 15 (hysteresis buffer). Options:
GPIO_15	K15	K15 B <sub>1</sub>	<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>
			2. KEYPAD_0 (input): keypad applications
	K14	K14 B <sub>1</sub>	General purpose I/O 14 (hysteresis buffer). Options:
GPIO_14	K14		<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>
			General purpose I/O 13 (hysteresis buffer). Options:
GPIO_13	J15	J15 B <sub>1</sub>	<ol> <li>CAL_PWR (output): Intended to feed the calibration control of the successive approximation ADC light sensor.</li> </ol>
			<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>
			General purpose I/O 12 (hysteresis buffer). Options:
GPIO_12	J14	J14 B <sub>1</sub>	1. (Output) power enable control for LABB light sensor.
			<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>
			General purpose I/O 11 (hysteresis buffer). Options:
GPIO_11	H15	B <sub>1</sub>	1. (Output): thermistor power enable.
		•	<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>
			General Purpose I/O 10 (hysteresis buffer). Options:
GPIO_10	H14	H14 B <sub>1</sub>	<ol> <li>RC_CHARGE (output): Intended to feed the RC charge circuit of the successive approximation ADC used to control the light sensor comparator.</li> </ol>
			<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>
			General purpose I/O 09 (hysteresis buffer). Options:
GPIO_09	G15	B <sub>1</sub>	<ol> <li>LS_PWR (active high output): Intended to feed the power control signal of the successive approximation ADC light sensor.</li> </ol>
			<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>

(1) GPIO signals must be configured through software for input, output, bidirectional, or open-drain. Some GPIO have one or more alternative use modes, which are also software configurable. The reset default for all GPIO is as an input signal. An external pullup is required for each signal configured as open-drain.

(2) DLPC3470 controller general purpose I/O. These GPIO are software configurable.



# Pin Functions – GPIO Peripheral Interface<sup>(1)</sup> (continued)

P	IN	1/0	DESCRIPTION <sup>(2)</sup>		
NAME	NUMBER	1/0	DESCRIPTION		
			General purpose I/O 08 (hysteresis buffer). Options:		
GPIO_08	G14	B <sub>1</sub>	<ol> <li>(All) Normal mirror parking request (active low): To be driven by the PROJ_ON output of the host. A logic low on this signal will cause the DLPC3470 controller to PARK the DMD, but it will not power down the DMD (the DLPA200x or DLPA300x device does that instead). The minimum high time is 200 ms. The minimum low time is also 200 ms.</li> </ol>		
			General purpose I/O 07 (hysteresis buffer). Options:		
			1. Display: LABB output sample and hold sensor control signal (Output)		
GPIO_07	F15	B <sub>1</sub>	2. Light Control: Reserved for TRIG_OUT_2 signal (Output).		
			3. Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).		
			General purpose I/O 06 (hysteresis buffer). Option:		
GPIO_06	F14	B <sub>1</sub>	1. Light Control: Reserved for pattern ready signal (Output). Applicable in Internal Pattern Streaming Mode only.		
			2. Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).		
		E15 B <sub>1</sub>	General purpose I/O 05 (hysteresis buffer). Options:		
GPIO_05	E15		1. Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).		
			General purpose I/O 04 (hysteresis buffer). Options:		
			<ol> <li>3D glasses control (output): intended to be used to control the shutters on 3D glasses (Left = 1, Right = 0).</li> </ol>		
GPIO_04	E14	B <sub>1</sub>	<ol> <li>SPI1_CSZ1 (active-low output): optional SPI1 device select 1 signal. An external pullup resistor is required to deactivate this signal during reset and auto-initialization processes.</li> </ol>		
			3. Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).		
			General purpose I/O 03 (hysteresis buffer). Options:		
GPIO_03	D15	B <sub>1</sub>	1. SPI1_CSZ0 (active low output): Optional SPI1 device select 0 signal. An external pullup resistor is required to deactivate this signal during reset and auto-initialization processes.		
			2. Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).		

Texas Instruments

# Pin Functions – GPIO Peripheral Interface<sup>(1)</sup> (continued)

PIN		1/0	DESCRIPTION <sup>(2)</sup>											
NAME	NUMBER	1/0	DESCRIPTION '											
			General purpose I/O 02 (hysteresis buffer). Options:											
GPIO 02	D14	B <sub>1</sub>	1. SPI1_DOUT (output): Optional SPI1 data output signal.											
0110_02	511	DIA		21	<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>									
	C15		General purpose I/O 01 (hysteresis buffer). Options:											
GPIO 01		B <sub>1</sub>	1. SPI1_CLK (output): Optional SPI1 clock signal.											
0.10_01			51	<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>										
														General purpose I/O 00 (hysteresis buffer). Options:
GPIO 00	C14	B₁	1. SPI1_DIN (input): Optional SPI1 data input signal.											
GFIO_00	014		<ol> <li>Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).</li> </ol>											



#### **Pin Functions – Clock and PLL Support**

PIN NAME NUMBER		I/O	DESCRIPTION		
		1/0			
PLL_REFCLK_I	H1	I <sub>11</sub>	Reference clock crystal input. If an external oscillator is used in place of a crystal, then this pin should be used as the oscillator input.		
PLL_REFCLK_O J1 O <sub>5</sub>		0 <sub>5</sub>	Reference clock crystal return. If an external oscillator is used in place of a crystal, then this pin should be left unconnected (that is floating with no added capacitive load).		

# Pin Functions – Power and Ground<sup>(1)</sup>

	PIN	I/O	DECODIDITION
NAME	NUMBER	1/0	DESCRIPTION
VDD	C5, D5, D7, D12, J4, J12, K3, L4, L12, M6, M9, D9, D13, F13, H13, L13, M10, D3, E3	PWR	Core power 1.1 V (main 1.1 V)
VDDLP12	C3	PWR	Reserved
VSS	Common to all package types C4, D6, D8, D10, E4, E13, F4, G4, G12, H4, H12, J3, J13, K4, K12, L3, M4, M5, M8, M12, G13, C6, C8 Only available on DLPC3470 controller F6, F7, F8, F9, F10, G6, G7, G8, G9, G10, H6, H7, H8, H9, H10, J6, J7, J8, J9, J10, K6, K7, K8, K9, K10	GND	Core ground (eDRAM, I/O ground, thermal ground)
VCC18	C7, C9, D4, E12, F12, K13, M11	PWR	All 1.8-V I/O power: (1.8-V power supply for all I/O other than the host or parallel interface and the SPI flash interface. This includes RESETZ, PARKZ LED_SEL, CMP, GPIO, IIC1, TSTPT, and JTAG pins)
VCC_INTF	M3, M7, N3, N7	PWR	Host or parallel interface I/O power: 1.8 to 3.3 V (Includes IIC0, PDATA, video syncs, and HOST_IRQ pins)
VCC_FLSH	D11	PWR	Flash interface I/O power:1.8 to 3.3 V (Dedicated SPI0 power pin)
VDD_PLLM	H2	PWR	MCG PLL 1.1-V power
VSS_PLLM	G3	RTN	MCG PLL return
VDD_PLLD	J2	PWR	DCG PLL 1.1-V power
VSS_PLLD	H3	RTN	DCG PLL return

(1) The only power sequencing restrictions are:
(a) The VDD supply should ramp up with a 1-ms maximum rise time.
(b) The reverse is needed at power down.

DLPC3470 ZHCSI46B – APRIL 2018 – REVISED JUNE 2019

# Table 1. I/O Type Subscript Definition

	I/O				
SUBSCRIPT	DESCRIPTION	SUPPLY REFERENCE	ESD STRUCTURE		
1	1.8 LVCMOS I/O buffer with 8-mA drive	V <sub>cc18</sub>	ESD diode to GND and supply rail		
2	1.8 LVCMOS I/O buffer with 4-mA drive	V <sub>cc18</sub>	ESD diode to GND and supply rail		
3	1.8 LVCMOS I/O buffer with 24-mA drive	V <sub>cc18</sub>	ESD diode to GND and supply rail		
4	1.8 sub-LVDS output with 4-mA drive	V <sub>cc18</sub>	ESD diode to GND and supply rail		
5	1.8, 2.5, 3.3 LVCMOS with 4-mA drive	V <sub>cc_INTF</sub>	ESD diode to GND and supply rail		
6	1.8 LVCMOS input	V <sub>cc18</sub>	ESD diode to GND and supply rail		
7	1.8-, 2.5-, 3.3-V I <sup>2</sup> C with 3-mA drive	V <sub>cc_INTF</sub>	ESD diode to GND and supply rail		
8	1.8-V I <sup>2</sup> C with 3-mA drive	V <sub>cc18</sub>	ESD diode to GND and supply rail		
9	1.8-, 2.5-, 3.3-V LVCMOS with 8-mA drive	V <sub>cc_INTF</sub>	ESD diode to GND and supply rail		
11	1.8, 2.5, 3.3 LVCMOS input	V <sub>cc_INTF</sub>	ESD diode to GND and supply rail		
12	1.8-, 2.5-, 3.3-V LVCMOS input	V <sub>cc_FLSH</sub>	ESD diode to GND and supply rail		
13	1.8-, 2.5-, 3.3-V LVCMOS with 8-mA drive	V <sub>cc_FLSH</sub>	ESD diode to GND and supply rail		

TEXAS INSTRUMENTS

www.ti.com.cn



## DLPC3470 ZHCSI46B – APRIL 2018 – REVISED JUNE 2019

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT		
TAGE <sup>(2)(3)</sup>					
V <sub>(VDD)</sub> (core)		1.21	V		
V <sub>(VDDLP12)</sub> (core)			V		
Power + sub-LVDS		1.96	V		
Host I/O power	-0.3	3.60			
If 1.8-V power used	-0.3	1.99	V		
If 2.5-V power used	-0.3	2.75	v		
If 3.3-V power used	-0.3	3.60			
Flash I/O power	-0.3	3.60			
If 1.8-V power used	-0.3	1.96	V		
If 2.5-V power used	-0.3	-0.3 2.72			
If 3.3-V power used	-0.3	3.58			
ICG PLL)	-0.3	1.21	V		
V <sub>(VDD_PLLD)</sub> (1DCG PLL)		1.21	V		
	L.				
Operating junction temperature	-30	125	°C		
Storage temperature	-40	125	°C		
	re) _VDS Host I/O power If 1.8-V power used If 2.5-V power used If 3.3-V power used Flash I/O power If 1.8-V power used If 2.5-V power used If 2.5-V power used If 3.3-V power used If 3.3-V power used MCG PLL) DCG PLL) Operating junction temperature	TAGE <sup>(2)(3)</sup> -0.3         re)       -0.3         .VDS       -0.3         Host I/O power       -0.3         If 1.8-V power used       -0.3         If 2.5-V power used       -0.3         If 3.3-V power used       -0.3         Flash I/O power       -0.3         If 1.8-V power used       -0.3         If 3.3-V power used       -0.3         If 2.5-V power used       -0.3         If 3.3-V power used       -0.3         DCG PLL)       -0.3         DCG PLL)       -0.3         Operating junction temperature       -30	TAGE <sup>(2)(3)</sup> -0.3       1.21         re)       -0.3       1.32         .VDS       -0.3       1.96         Host I/O power       -0.3       3.60         If 1.8-V power used       -0.3       1.99         If 2.5-V power used       -0.3       2.75         If 3.3-V power used       -0.3       3.60         Flash I/O power       -0.3       3.60         If 1.8-V power used       -0.3       3.60         If 3.3-V power used       -0.3       3.60         If 1.8-V power used       -0.3       3.60         If 2.5-V power used       -0.3       3.60         If 3.3-V power used       -0.3       3.60         If 3.3-V power used       -0.3       1.96         If 2.5-V power used       -0.3       3.58         MCG PLL)       -0.3       1.21         DCG PLL)       -0.3       1.21         DCG PLL)       -0.3       1.21		

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND.

(3) Overlap currents, if allowed to continue flowing unchecked, not only increase total power dissipation in a circuit, but degrade the circuit reliability, thus shortening its usual operating life.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>(VDD)</sub>	Core power 1.1 V (main 1.1 V)	±5% tolerance	1.045	1.1	1.155	V
V <sub>(VDDLP12)</sub>	Reserved	±5% tolerance See <sup>(1)(2)</sup>	1.045	1.10	1.155	V
V <sub>(VCC18)</sub>	All 1.8-V I/O power: (1.8-V power supply for all I/O other than the host or parallel interface and the SPI flash interface. This includes RESETZ, PARKZ LED_SEL, CMP, GPIO, IIC1, TSTPT, and JTAG pins.)	±8.5% tolerance	1.64	1.8	1.96	V
			1.64	1.8	1.96	
V <sub>(VCC_INTF)</sub>	Host or parallel interface I/O power: 1.8 to 3.3 V (includes IICO, PDATA, video syncs, and HOST IRQ pins)	±8.5% tolerance See <sup>(3)</sup>	2.28	2.5	2.72	V
		000	3.02	3.3	1.155 1.155 1.96 1.96	
		±8.5% tolerance See <sup>(3)</sup>	1.64	1.8	1.96	V
V <sub>(VCC_FLSH)</sub>	Flash interface I/O power:1.8 to 3.3 V		2.28	2.5	2.72	
			3.02	3.3	3.58	
V <sub>(VDD_PLLM)</sub>	MCG PLL 1.1-V power	$\pm 9.1\%$ tolerance See $^{(4)}$	1.025	1.1	1.155	V
V <sub>(VDD_PLLD)</sub>	DCG PLL 1.1-V power	$\pm 9.1\%$ tolerance See $^{(4)}$	1.025	1.1	1.155	V
T <sub>A</sub>	Operating ambient temperature <sup>(5)</sup>		-30		85	°C
TJ	Operating junction temperature		-30		105	°C

It is recommended that VDDLP12 rail is tied to the VDD rail. (1)

If the VDDLP12 is fed from a separate (from VDD) supply, the VDDLP12 power must sequence ON after the 1.1V core supply and must (2) sequence OFF before the 1.1V core supply.

These supplies have multiple valid ranges. (3)

These I/O supply ranges are wider to facilitate additional filtering. (4)

(5) The operating ambient temperature range assumes 0 forced air flow, a JEDEC JESD51 junction-to-ambient thermal resistance value at 0 forced air flow (R<sub>0JA</sub> at 0 m/s), a JEDEC JESD51 standard test card and environment, along with min and max estimated power dissipation across process, voltage, and temperature. Thermal conditions vary by application, which will impact R<sub>0JA</sub>. Thus, maximum operating ambient temperature varies by application. (a)  $T_{a_{min}} = T_{j_{min}} - (P_{d_{min}} \times R_{\theta JA}) = -30^{\circ}C - (0.0 \text{ W} \times 30.3^{\circ}C/\text{W}) = -30^{\circ}C$ (b)  $T_{a_{max}} = T_{j_{max}} - (P_{d_{max}} \times R_{\theta JA}) = +105^{\circ}C - (0.348 \text{ W} \times 30.3^{\circ}C/\text{W}) = +94.4^{\circ}C$ 

### 6.4 Thermal Information

			DLPC3470 controller		
	тн	ERMAL METRIC <sup>(1)</sup>	ZEZ (NFBGA)	UNIT	
			201 PINS		
$R_{\theta JC}$	Junction-to-case thermal	resistance	10.1	°C/W	
		at 0 m/s of forced airflow <sup>(2)</sup>	28.8		
$R_{\theta JA}$	Junction-to-air thermal resistance	at 1 m/s of forced airflow <sup>(2)</sup>	25.3	°C/W	
	resistance	at 2 m/s of forced airflow <sup>(2)</sup>	24.4	1	
ΨJT	$\Psi_{JT}$ Temperature variance from junction to package top center temperature, per unit power dissipation <sup>(3)</sup>		.23	°C/W	

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. (1)

Thermal coefficients abide by JEDEC Standard 51.  $R_{\theta JA}$  is the thermal resistance of the package as measured using a JEDEC defined standard test PCB. This JEDEC test PCB is not necessarily representative of the DLPC3470 controller PCB and thus the reported (2)thermal resistance may not be accurate in the actual product application. Although the actual thermal resistance may be different, it is the best information available during the design phase to estimate thermal performance.

(3) Example: (0.5 W) × (0.2 °C/W) ≈ 1.00°C temperature rise.



# 6.5 Electrical Characteristics over Recommended Operating Conditions

see (1)(2)(3)(4)(5)(6)

	PARAMETER	TEST CONDITIONS <sup>(7)</sup>	MIN	TYP <sup>(5)(6)</sup>	MAX <sup>(8)(6)</sup>	UNIT
		IDLE disabled, WVGA, 60 Hz		106	232.2	
V <sub>(VDD)</sub> + V <sub>(VDDLP12)</sub>	Core current 1.1 V (main 1.1 V)	IDLE enabled, WVGA, 60 Hz		81		mA
(VDDLF12)		IDLE disabled, WVGA, 120 Hz			252.9	
		IDLE disabled, WVGA, 60 Hz		3	6	
V <sub>(VDD_PLLM)</sub>	MCG PLL 1.1-V current	IDLE enabled, WVGA, 60 Hz		2		mA
		IDLE disabled, WVGA, 120 Hz			6	
		IDLE disabled, WVGA, 60 Hz		3	6	mA
V <sub>(VDD_PLLD)</sub>	DCG PLL 1.1-V current	IDLE enabled, WVGA, 60 Hz		2		
		IDLE disabled, WVGA, 120 Hz			6	
	All 1.8-V I/O current:	IDLE disabled, WVGA, 60 Hz		7.8	9.6	
	(1.8-V power supply for all I/O other than the host or parallel interface and the SPI	IDLE enabled, WVGA, 60 Hz				
V <sub>(VCC18)</sub>	flash interface. This includes sub-LVDS DMD I/O, RESETZ, PARKZ LED_SEL, CMP, GPIO, IIC1, TSTPT, and JTAG pins)	IDLE disabled, WVGA, 120 Hz		10.25	12.62	mA
	Host or parallel interface I/O current: 1.8	IDLE disabled, WVGA, 60 Hz		1.1	1.5	
V <sub>(VCC_INTF)</sub>	to 3.3 V (includes IIC0, PDATA, video syncs, and HOST_IRQ pins)	IDLE disabled, WVGA, 120 Hz		1.22	1.5	mA
V	Flash interface I/O current:1.8 to 3.3 V	IDLE disabled, WVGA, 60 Hz		0.6	1.01	mA
V <sub>(VCC_FLSH)</sub>		IDLE disabled, WVGA, 120 Hz		0.82	1.01	ШA

Assumes 12.5% activity factor, 30% clock gating on appropriate domains, and mixed SVT or HVT cells (1)

Programmable host and flash I/O are at minimum voltage (that is 1.8 V) for this typical scenario. (2)

Max currents column use typical motion video as the input. The typical currents column uses SMPTE color bars as the input. Some applications (that is, high-resolution 3D) may be forced to use 1-oz copper to manage ASIC package heat.

(3) (4)

Assumes typical case power PVT condition = nominal process, typical voltage, typical temperature (55°C junction). WVGA resolution. (5)

(6) Input image is 854 × 480 (WVGA) 24-bits on the parallel interface at the frame rate shown with 0.2-inch WVGA DMD.

(7) In normal mode

(8) Assumes worse case power PVT condition = corner process, high voltage, high temperature (105°C junction), WVGA resolution

# 6.6 Electrical Characteristics<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted)

	PARAMETER <sup>(3)</sup>		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		I <sup>2</sup> C buffer (I/O type 7)		0.7 × VCC_INTF		(1)	
		1.8-V LVTTL (I/O type 1, 2, 3, 5, 6, 8, 9, 11, 12, 13)		1.17		3.6	
V <sub>IH</sub>	High-level input threshold voltage	1.8-V LVTTL (I/O type 1, 6) identified below: (2) CMP_OUT; PARKZ; RESETZ; GPIO 0 $\rightarrow$ 19		1.3		3.6	V
		2.5-V LVTTL (I/O type 5, 9, 11, 12, 13)		1.7		3.6	
		3.3-V LVTTL (I/O type 5, 9, 11, 12, 13)		2		3.6	
		I <sup>2</sup> C buffer (I/O type 7)		-0.5	V	0.3 × CC_INTF	
		1.8-V LVTTL (I/O type 1, 2, 3, 5, 6, 8, 9, 11, 12, 13)		-0.3		0.63	
VIL	Low-level input threshold voltage	1.8-V LVTTL (I/O type 1, 6) identified below: (2) CMP_OUT; PARKZ; RESETZ; GPIO_00 through GPIO_19		-0.3		0.5	V
		2.5-V LVTTL (I/O type 5, 9, 11, 12, 13)		-0.3		0.7	
		3.3-V LVTTL (I/O type 5, 9, 11, 12, 13)		-0.3		0.8	
V <sub>CM</sub>	Steady-state common mode voltage	1.8 sub-LVDS (DMD high speed) (I/O type 4)		0.8	0.9	1	mV
IV <sub>OD</sub> I	Differential output magnitude	1.8 sub-LVDS (DMD high speed) (I/O type 4)			200		mV
		1.8-V LVTTL (I/O type 1, 2, 3, 5, 6, 8, 9, 11, 12, 13)		1.35			
	High-level output	2.5-V LVTTL (I/O type 5, 9, 11, 12, 13)		1.7			
V <sub>OH</sub>	voltage	3.3-V LVTTL (I/O type 5, 9, 11, 12, 13)		2.4			V
		1.8 sub-LVDS – DMD high speed (I/O type 4)			1		
		I <sup>2</sup> C buffer (I/O type 7)	VCC_INTF > 2 V			0.4	
		I <sup>2</sup> C buffer (I/O type 7)	VCC_INTF < 2 V		V	0.2 × CC_INTF	
		1.8-V LVTTL (I/O type 1, 2, 3, 5, 6, 8, 9, 11, 12, 13)				0.45	
V <sub>OL</sub>	Low-level output voltage	2.5 V LVTTL (I/O type 5, 9, 11, 12, 13)				0.7	V
		3.3 V LVTTL (I/O type 5, 9, 11, 12, 13)				0.4	
		1.8 sub-LVDS – DMD high speed (I/O type 4)			0.8		

<sup>(1)</sup> I/O is high voltage tolerant; that is, if VCC = 1.8 V, the input is 3.3-V tolerant, and if VCC = 3.3 V, the input is 5-V tolerant. (2) ASIC pins: CMP\_OUT; PARKZ; RESETZ; GPIO\_00 through GPIO\_19 have slightly varied  $V_{IH}$  and  $V_{IL}$  range from other 1.8-V I/O.

<sup>(3)</sup> The number inside each parenthesis for the I/O refers to the type defined in Table 1.



# Electrical Characteristics<sup>(1)(2)</sup> (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER <sup>(3)</sup>		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		1.8-V LVTTL (I/O type 1, 2, 3, 5, 6, 8, 9, 11, 12, 13)	4 mA	2			
		1.8-V LVTTL (I/O type 1, 2, 3, 5, 6, 8, 9, 11, 12, 13)	8 mA	3.5			
	Lligh lovel output	1.8-V LVTTL (I/O type 1, 2, 3, 5, 6, 8, 9, 11, 12, 13)	24 mA	10.6			
I <sub>OH</sub>	High-level output OH current	2.5-V LVTTL (I/O type 5)	4 mA	5.4			mA
		2.5-V LVTTL (I/O type 9, 13)	8 mA	10.8			
		2.5-V LVTTL (I/O type 5, 9, 11, 12, 13)	24 mA	28.7			
		3.3-V LVTTL (I/O type 5 )	4 mA	7.8			
		3.3-V LVTTL (I/O type 9, 13)	8 mA	15			
		I <sup>2</sup> C buffer (I/O type 7)		3			
		1.8-V LVTTL (I/O type 1, 2, 3, 5, 6, 8, 9, 11, 12, 13)	4 mA	2.3			
		1.8-V LVTTL (I/O type 1, 2, 3, 5, 6, 8, 9, 11, 12, 13)	8 mA	4.6			
I <sub>OL</sub>	Low-level output current	1.8-V LVTTL (I/O type 1, 2, 3, 5, 6, 8, 9, 11, 12, 13)	24 mA	13.9			mA
OL		2.5-V LVTTL (I/O type 5)	4 mA	5.2			III/A
		2.5-V LVTTL (I/O type 9, 13)	8 mA	10.4			
		2.5-V LVTTL (I/O type 5, 9, 11, 12, 13)	24 mA	31.1			
		3.3-V LVTTL (I/O type 5)	4 mA	4.4			
		3.3-V LVTTL (I/O type 9, 13)	8 mA	8.9			
		I <sup>2</sup> C buffer (I/O type 7)	0.1 × VCC_INTF < VI < 0.9 × VCC_INTF	-10		10	
	High-impedance	1.8-V LVTTL (I/O type 1, 2, 3, 5, 6, 8, 9, 11, 12, 13)		-10		10	
I <sub>OZ</sub>	leakage current	2.5-V LVTTL (I/O type 5, 9, 11, 12, 13)		-10		10	μA
		3.3-V LVTTL (I/O type 5, 9, 11, 12, 13)		-10		10	
		I <sup>2</sup> C buffer (I/O type 7)				5	
		1.8-V LVTTL (I/O type 1, 2, 3, 5, 6, 8, 9, 11, 12, 13)		2.6		3.5	
Cı	Input capacitance (including package)	2.5-V LVTTL (I/O type 5, 9, 11, 12, 13)		2.6		3.5	pF
	(moreang paokage)	3.3-V LVTTL (I/O type 5, 9, 11, 12, 13)		2.6		3.5	
		1.8 sub-LVDS – DMD high speed (I/O type 4)				3	

# 6.7 Internal Pullup and Pulldown Characteristics

see (1)(2)

INTERNAL PULLUP AND PULLDOWN RESISTOR CHARACTERISTICS	VCCIO	MIN	MAX	UNIT
	3.3 V	29	63	kΩ
Weak pullup resistance	2.5 V	38	90	kΩ
	1.8 V	56	148	kΩ
	3.3 V	30	72	kΩ
Weak pulldown resistance	2.5 V	36	101	kΩ
	1.8 V	52	167	kΩ

 The resistance is dependent on the supply voltage level applied to the I/O.
 An external 8-kΩ pullup or pulldown (if needed) would work for any voltage condition to correctly pull enough to override any associated internal pullups or pulldowns.

# 6.8 High-Speed Sub-LVDS Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM	MAX	UNIT
V <sub>CM</sub>	Steady-state common mode voltage	0.8	0.8 0.9 1.0		
V <sub>CM</sub> (Δpp) <sup>(1)</sup>	V <sub>CM</sub> change peak-to-peak (during switching)			75	mV
$V_{CM}$ ( $\Delta ss$ ) <sup>(1)</sup>	V <sub>CM</sub> change steady state	-10		10	mV
V <sub>OD</sub>   <sup>(2)</sup>	Differential output voltage magnitude		200		mV
V <sub>OD</sub> (Δ)	V <sub>OD</sub> change (between logic states)	-10		10	mV
V <sub>OH</sub>	Single-ended output voltage high		1.00		V
V <sub>OL</sub>	Single-ended output voltage low		0.80		V
t <sub>R</sub> <sup>(2)</sup>	Differential output rise time			250	ps
t <sub>F</sub> <sup>(2)</sup>	Differential output fall time			250	ps
t <sub>MAX</sub>	Max switching rate			1200	Mbps
DCout	Output duty cycle	45%	50%	55%	
Tx <sub>term</sub> <sup>(1)</sup>	Internal differential termination	80	100	120	Ω
Tx <sub>load</sub>	100-Ω differential PCB trace (50-Ω transmission lines)	0.5		6	inches



(1)

Definition of  $V_{CM}$  changes:  $V_{cm}(\Delta pp)$ Note that  $V_{OD}$  is the differential voltage swing measured across a 100- $\Omega$  termination resistance connected directly between the (2)transmitter differential pins. |VoD| is the magnitude of this voltage swing relative to 0. Rise and fall times are defined for the differential



**Differential Output Signal** 

V<sub>OD</sub> signal as follows: (Note Vcm is removed when the signals are viewed differentially)



# 6.9 Low-Speed SDR Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	ID	TEST CONDITIONS	MIN	MAX	UNIT
Operating voltage	VCC18 (all signal groups)		1.64	1.96	V
DC input high voltage	VIHD(DC) Signal group 1	All	0.7 × VCC18	VCC18 + 0.5	V
DC input low voltage <sup>(1)</sup>	VILD(DC) Signal group 1	All	-0.50	0.3 × VCC18	V
AC input high voltage <sup>(2)</sup>	VIHD(AC) Signal group 1	All	0.8 × VCC18	VCC18 + 0.5	V
AC input low voltage	VILD(AC) Signal group 1	All	-0.5	0.2 × VCC18	V
	Signal group 1		1	3.0	
Slew rate (3)(4)(5)(6)	Signal group 2		0.25		V/ns
	Signal group 3		0.5		

VILD(AC) min applies to undershoot. (1)

VIHD(AC) max applies to overshoot.

(2) (3) Signal group 1 output slew rate for rising edge is measured between VILD(DC) to VIHD(AC).

(4) Signal group 1 output slew rate for falling edge is measured between VIHD(DC) to VILD(AC).

(5) Signal group 1: See Figure 1.

Signal groups 2 and 3 output slew rate for rising edge is measured between VILD(AC) to VIHD(AC). (6)




Figure 1. Low Speed (LS) I/O Input Thresholds

# 6.10 System Oscillators Timing Requirements

see (1)					
PARA	METER	MIN	MAX	UNIT	
f <sub>clock</sub>	Clock frequency, MOSC <sup>(2)</sup>	24-MHz oscillator	23.998	24.002	MHz
t <sub>c</sub>	Cycle time, MOSC <sup>(2)</sup>	24-MHz oscillator	41.670	41.663	ns
t <sub>w(H)</sub>	Pulse duration <sup>(3)</sup> , MOSC, high	50% to 50% reference points (signal)		40 t <sub>c</sub> %	
t <sub>w(L)</sub>	Pulse duration <sup>(3)</sup> , MOSC, low	50% to 50% reference points (signal)		40 t <sub>c</sub> %	
t <sub>t</sub>	Transition time <sup>(3)</sup> , MOSC, $t_t = t_f / t_r$	20% to 80% reference points (signal)		10	ns
t <sub>jp</sub>	Long-term, peak-to-peak, period jitter <sup>(3)</sup> , MOSC (that is the deviation in period from ideal period due solely to high frequency jitter)			2%	

(1) The I/O pin TSTPT\_6 enables the ASIC to use two different oscillator frequencies through a pullup control at initial ASIC power-up. TSTPT\_6 should be grounded so that 24MHz is always selected.

(2) The frequency accuracy for MOSC is ±200 PPM. (This includes impact to accuracy due to aging, temperature, and trim sensitivity.) The MOSC input cannot support spread spectrum clock spreading.

(3) Applies only when driven through an external digital oscillator.




Figure 2. System Oscillators

## 6.11 Power-Up and Reset Timing Requirements

PARA	PARAMETER			MAX	UNIT
t <sub>w(L)</sub>	Pulse duration, inactive low, RESETZ	50% to 50% reference points (signal)	1.25		μs
t <sub>t</sub>	Transition time, RESETZ <sup>(1)</sup> , $t_{f} = t_{f} / t_{r}$	20% to 80% reference points (signal)		0.5	μs

(1) For more information on RESETZ, see *Pin Configuration and Functions*.




Figure 3. Power-Up and Power-Down RESETZ Timing

# 6.12 Parallel Interface Frame Timing Requirements

			MIN	MAX	UNIT
t <sub>p_vsw</sub>	Pulse duration – VSYNC_WE high	50% reference points	1		lines
t <sub>p_vbp</sub>	Vertical back porch (VBP) – time from the leading edge of VSYNC_WE to the leading edge HSYNC_CS for the first active line (see $^{(1)}$ )	50% reference points	2		lines
t <sub>p_vfp</sub>	Vertical front porch (VFP) – time from the leading edge of the HSYNC_CS following the last active line in a frame to the leading edge of VSYNC_WE (see <sup>(1)</sup> )	50% reference points	1		lines
t <sub>p_tvb</sub>	Total vertical blanking – time from the leading edge of HSYNC_CS following the last active line of one frame to the leading edge of HSYNC_CS for the first active line in the next frame. (This is equal to the sum of VBP $(t_{p_v v p}) + VFP (t_{p_v v f p})$ .)	50% reference points	See <sup>(1)</sup>		lines
t <sub>p_hsw</sub>	Pulse duration – HSYNC_CS high	50% reference points	4	128	PCLKs
t <sub>p_hbp</sub>	Horizontal back porch – time from rising edge of HSYNC_CS to rising edge of DATAEN_CMD	50% reference points	4		PCLKs
t <sub>p_hfp</sub>	Horizontal front porch – time from falling edge of DATAEN_CMD to rising edge of HSYNC_CS	50% reference points	8		PCLKs
t <sub>p_thb</sub>	Total horizontal blanking – sum of horizontal front and back porches	50% reference points	See <sup>(2)</sup>		PCLKs

(1) The minimum total vertical blanking is defined by the following equation:  $t_{p_tvb}(min) = 6 + [6 \times Max(1, Source_ALPF/DMD_ALPF)]$  lines where:

(a) SOURCE\_ALPF = Input source active lines per frame

(b) DMD\_ALPF = Actual DMD used lines per frame supported


(2) Total horizontal blanking is driven by the max line rate for a given source which will be a function of resolution and orientation. The following equation can be applied for this: t<sub>p\_thb</sub> = Roundup[(1000 × f<sub>clock</sub>)/ LR] – APPL where:

(a)  $f_{clock}$  = Pixel clock rate in MHz

(b) LR = Line rate in kHz

(c) APPL is the number of active pixels per (horizontal) line.

(d) If  $t_{p,thb}$  is calculated to be less than  $t_{p,hbp} + t_{p,hfp}$  then the pixel clock rate is too low or the line rate is too high, and one or both must be adjusted.



# 6.13 Parallel Interface General Timing Requirements

see <sup>(1)</sup>								
			MIN	MAX	UNIT			
$f_{ m clock}$	Clock frequency, PCLK		1.0	150.0	MHz			
t <sub>p_clkper</sub>	Clock period, PCLK	50% reference points	6.66	1000	ns			
t <sub>p_clkjit</sub>	Clock jitter, PCLK	Max f <sub>clock</sub>	see <sup>(2)</sup>	see (2)				
t <sub>p_wh</sub>	Pulse duration low, PCLK	50% reference points	2.43		ns			
t <sub>p_wl</sub>	Pulse duration high, PCLK	50% reference points	2.43		ns			
t <sub>p_su</sub>	Setup time – HSYNC_CS, DATEN_CMD, PDATA(23:0) valid before the active edge of PCLK	50% reference points	0.9		ns			
t <sub>p_h</sub>	Hold time – HSYNC_CS, DATEN_CMD, PDATA(23:0) valid after the active edge of PCLK	50% reference points	0.9		ns			
t <sub>t</sub>	Transition time – all signals	20% to 80% reference points	0.2	2.0	ns			

(1) The active (capture) edge of PCLK for HSYNC\_CS, DATEN\_CMD and PDATA(23:0) is software programmable, but defaults to the rising edge.

(2) Clock jitter (in ns) should be calculated using this formula: Jitter =  $[1 / f_{clock} - 5.76 \text{ ns}]$ . Setup and hold times must be met during clock jitter.




Figure 5. Parallel Interface General Timing



### 6.14 BT656 Interface General Timing Requirements

The DLPC3470 controller ASIC input interface supports the industry standard BT.656 parallel video interface. See the appropriate ITU-R BT.656 specification for detailed interface timing requirements.<sup>(1)</sup>

			MIN	MAX	UNIT
$f_{ m clock}$	Clock frequency, PCLK		1.0	33.5	MHz
t <sub>p_clkper</sub>	Clock period, PCLK	50% reference points	29.85	1000	ns
t <sub>p_clkjit</sub>	Clock jitter, PCLK	Max f <sub>clock</sub>	See (2)	See (2)	
t <sub>p_wh</sub>	Pulse duration low, PCLK	50% reference points	10.0		ns
t <sub>p_wl</sub>	Pulse duration high, PCLK	50% reference points	10.0		ns
t <sub>p_su</sub>	Setup time – PDATA(7:0) before the active edge of PCLK	50% reference points	3.0		ns
t <sub>p_h</sub>	Hold time – PDATA(7:0) after the active edge of PCLK	50% reference points	0.9		ns
t <sub>t</sub>	Transition time – all signals	20% to 80% reference points	0.2	3.0	ns

(1) The BT.656 interface accepts 8-bits per color, 4:2:2 YCb/Cr data encoded per the industry standard through PDATA(7:0) on the active edge of PCLK (that is programmable). See .

(2) Clock jitter should be calculated using this formula: Jitter =  $[1 / f_{clock} - 5.76 \text{ ns}]$ . Setup and hold times must be met during clock jitter.

DLPC3470 ZHCSI46B – APRIL 2018 – REVISED JUNE 2019 XAS

www.ti.com.cn

# 6.15 Flash Interface Timing Requirements

The DLPC3470 controller ASIC flash memory interface consists of a SPI flash serial interface with a programmable clock rate. The DLPC3470 controller can support 1- to 16-Mb flash memories.<sup>(1)(2)</sup>

			MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency, SPI_CLK	See <sup>(3)</sup>	1.42	36.0	MHz
t <sub>p_clkper</sub>	Clock period, SPI_CLK	50% reference points	704	27.7	ns
t <sub>p_wh</sub>	Pulse duration low, SPI_CLK	50% reference points	352		ns
t <sub>p_wl</sub>	Pulse duration high, SPI_CLK	50% reference points	352		ns
t <sub>t</sub>	Transition time – all signals	20% to 80% reference points	0.2	3.0	ns
t <sub>p_su</sub>	Setup time – SPI_DIN valid before SPI_CLK falling edge	50% reference points	10.0		ns
t <sub>p_h</sub>	Hold time – SPI_DIN valid after SPI_CLK falling edge	50% reference points	0.0		ns
t <sub>p_clqv</sub>	SPI_CLK clock falling edge to output valid time – SPI_DOUT and SPI_CSZ	50% reference points		1.0	ns
t <sub>p_clqx</sub>	SPI_CLK clock falling edge output hold time – SPI_DOUT and SPI_CSZ	50% reference points	-3.0	3.0	ns

(1) Standard SPI protocol is to transmit data on the falling edge of SPI\_CLK and capture data on the rising edge. The DLPC3470 controller does transmit data on the falling edge, but it also captures data on the falling edge rather than the rising edge. This provides support for SPI devices with long clock-to-Q timing. DLPC3470 controller hold capture timing has been set to facilitate reliable operation with standard external SPI protocol devices.

(2) With the above output timing, DLPC3470 controller provides the external SPI device 8.2-ns input set-up and 8.2-ns input hold, relative to the rising edge of SPI\_CLK.

(3) This range include the 200 ppm of the external oscillator (but no jitter).





Figure 6. Flash Interface Timing



# 7 Parameter Measurement Information

# 7.1 HOST\_IRQ Usage Model

- While reset is applied HOST\_IRQ will reset to tri-state (an external pullup pulls the line high).
- HOST\_IRQ remains in tri-state (pulled high externally) until the microprocessor boot completes. While the signal is pulled high, this indicates that the ASIC is performing boot-up and auto-initialization.
- As soon as possible after boot-up, the microprocessor drives HOST\_IRQ to a logic high state to indicate that the ASIC is continuing to perform auto-initialization (no real state change occurs on the external signal)
- Upon completion of auto-initialization, software sets HOST\_IRQ to a logic low state to indicate the completion of auto-initialization. (At the falling edge, the system enters the INIT\_DONE state.)
- The 500-ms maximum from the rising edge of RESETZ to the falling edge of HOST\_IRQ may become longer than 500 ms if many commands are added to the autoinit batch file in flash which automatically runs at power up. (see Figure 7)



t1 is the first falling edge of HOST\_IRQ, At this point the auto-initiation sequence is complete.

t2 is where HOST\_IRQ goes low. Ensure that I<sup>2</sup>C interface to the device does not begin until this point (within 500 ms of the release of RESETZ)

### Figure 7. Host IRQ Timing

# 7.2 Input Source

				SOURCE RESOL	UTION RANGE <sup>(6</sup>	)	
INTERFACE	Bits / Pixel <sup>(5)</sup> IMAGE TYPE	HORIZONTAL		VERTICAL		FRAME RATE RANGE	
			Landscape	Portrait	Landscape	Portrait	
Parallel	24 max	2D only	320 to 1280	200 to 800	200 to 800	320 to 1280	10 to 122 Hz
Parallel	24 max	3D only	320 to 1280	200 to 720	200 to 720	320 to 1280	98 to 102 Hz 118 to 122 Hz
BT.656-NTSC (7)	See <sup>(8)</sup>	2D only	720	n/a	240	n/a	60 ±2 Hz
BT.656-PAL (7)	See (8)	2D only	720	n/a	288	n/a	50 ±2 Hz

# Table 2. Supported Input Source Ranges<sup>(1)(2)(3)(4)</sup>

(1) The user must stay within specifications for all source interface parameters such as max clock rate and max line rate.

(2) The max DMD size for all rows in the table is  $854 \times 480$ .

(3) To achieve the ranges stated, the composer-created firmware used must be defined to support the source parameters used.

(4) These interfaces are supported with the DMD sequencer synchronization mode command (3Bh) set to auto.

(5) Bits / Pixel does not necessarily equal the number of data pins used on the DLPC3470 controller . Fewer pins are used if multiple clocks are used per pixel transfer.

(6) By using an I2C command, portrait image inputs can be rotated on the DMD by minus 90 degrees so that the image is displayed in landscape format.


(7) All parameters in this row follow the BT.656 standard. The image format is always landscape.

(8) BT.656 uses 16-bit 4:2:2 YCr/Cb.

#### 7.2.1 Input Source - Frame Rates and 3-D Display Orientation

For 3D sources on the parallel interface, images must be frame sequential (L, R, L, ...) when input to the DLPC3470 controller . Any processing required to unpack 3D images and to convert them to frame sequential must be done by external electronics prior to inputting the images to the DLPC3470 controller . Each 3D source frame input must contain a single eye frame of data separated by a VSYNC where an eye frame contains image data for a single left or right eye. The signal 3DR input to the DLPC3470 controller tells whether the input frame is for the left eye or right eye.

Each DMD frame will be displayed at the same rate as the input interface frame rate. Typical timing for a 50-Hz or 60-Hz 3D HDMI source frame, the input interface of the DLPC3470 controller , and the DMD is shown in Figure 8. GPIO\_04 is optionally sent to a transmitter on the system PCB for wirelessly transmitting a synchronization signal to 3D glasses. The glasses are then in phase with the DMD images being displayed. Alternately, 3-D Glasses Operation shows how DLP Link pulses can be used instead.




### Figure 8. DLPC3470 Controller L/R Frame and Signal Timing




### 7.2.2 Parallel Interface Supports Six Data Transfer Formats

- 24-bit RGB888 or 24-bit YCrCb888 on a 24 data wire interface
- 18-bit RGB666 or 18-bit YCrCb666 on a 18 data wire interface
- 16-bit RGB565 or 16-bit YCrCb565 on a 16 data wire interface
- 16-bit YCrCb 4:2:2 (standard sampling assumed to be Y0Cb0, Y1Cr0, Y2Cb2, Y3Cr2, Y4Cb4, Y5Cr4, ...)
- 8-bit RGB888 or 8-bit YCrCb888 serial (1 color per clock input; 3 clocks per displayed pixel)
   On an 8 wire interface
- 8-bit YCrCb 4:2:2 serial (1 color per clock input; 2 clocks per displayed pixel)
  - On an 8 wire interface

*PDATA Bus – Parallel Interface Bit Mapping Modes* shows the required PDATA(23:0) bus mapping for these six data transfer formats.








Figure 14. 8-Bit Serial YCrCb-422 I/O Mapping




# 8 Detailed Description

## 8.1 Overview

The DLPC3470 controller is one component of a device set that comprises the DLPC3470 controller, the DLP2010/DLP2010NIR (.2 WVGA) DMD, and the DLPA200x or DLPA300x PMIC/LED driver. All three components of the device set must be used together for reliable operation of the DLP2010 or DLP2010NIR (.2 WVGA) DMD. The DLPC3470 controller provides a convenient interface between user electronics and the DMD to display data and steer light patterns with high speed, precision, and efficiency.

# 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 Pattern Display

Pattern display is one of the key capabilities of the DLPC3470 display and light controller. When the DLPC3470 controller is configured for pattern display, video processing functions can be bypassed to allow for accurate pattern display. For user flexibility and simple system design the DLPC3470 controller supports both external pattern and internal pattern streaming modes. In external pattern streaming mode, patterns are sent to the DLPC3470 controller over parallel interface. In internal pattern streaming mode, 1D patterns are pre-loaded in flash memory and a host command is sent to DLPC3470 controller to display the patterns. Internal pattern mode allows for a simple system design by eliminating the need for any external processor to generate and sent 1D patterns to the DLPC3470 controller.

The DLPC3470 controller outputs two configurable Trigger Out signals and one external trigger signal to synchronize patterns with a camera, sensor, or other peripherals.

SIGNAL NAME	DESCRIPTION
TRIG_OUT_1	External Pattern Mode: Active during each input frame.
	Internal Pattern Mode: Active during a predefined group of patterns.
TRIG_OUT_2	Active during display of each pattern. When operating in external pattern mode, 1 frame can have multiple patterns.
TRIG_IN	Active in Internal Pattern Display mode only. External trigger signal is used to advance to next patterns in internal pattern mode.

#### Table 3. Pattern Display Signals

#### 8.3.1.1 External Pattern Mode

External pattern mode supports 8-bit and 1-bit monochrome or RGB patterns.

#### 8.3.1.1.1 8-bit Monochrome Patterns

In 8-bit external pattern mode, the DLPC3470 controller supports up to 120-Hz input frame rate (VSYNC). In this mode, the 24-bit input data sent over the parallel interface can be configured as a combination of 1 (8-bits), 2 (16-bits), or 3 (24-bits) 8-bit patterns. Equation 1 calculates the maximum pattern rate for 8-bit pattern.

120 Hz × 3 = 360 Hz

where

• the maximum allowed input frame rate is 120 Hz


(1)

The DLPC3470 controller firmware allows for the following user programmability.

- Exposure time (t<sub>Exposure</sub>): Time during which a pattern displayed and the illumination is ON.
- DarkPre time (t<sub>DarkPre</sub>): Dark time (before the pattern exposure) during which no pattern displays and the illumination is OFF.
- DarkPost time (t<sub>DarkPost</sub>): Dark time (after the pattern exposure) during which no pattern displays and the illumination is OFF.
- Number of 8-bit patterns within a frame: 1, 2, or 3 within each Frame period
- Selection of Illuminator that is ON for each 8-bit pattern.
- TRIG\_OUT\_1 and TRIG\_OUT\_2 signal configuration and delay.

Figure 15 shows a configuration with  $3 \times 8$ -bit patterns.





t<sub>D1</sub> is the configurable delay for the frame trigger


t<sub>D2</sub> is the configurable delay for the sub-frame trigger

### Figure 15. 3 × 8-bit (Blue) Pattern Configurations

- 3 x 8-bit patterns are displayed within each input VSYNC frame period.
- t<sub>DarkPre</sub>, t<sub>Exposure</sub> and t<sub>DarkPost</sub>are the same for each pattern within a frame period.
- The sum of dark time and exposure time (t<sub>DarkPre</sub> + t<sub>Exposure</sub> + t<sub>DarkPost</sub>) for the three patterns must be equal to
  or less than the full frame period. If the sum is less than the full frame period, additional dark time will be
  appended to the end of the last pattern.
- Blue LED is configured to be ON for each pattern.
- TRIG\_OUT\_1 (Frame Trigger) is configured active high polarity and will have a minimum pulse width of 20 microseconds. TRIG\_OUT\_1 delay (t<sub>D1</sub>) is configured with respect to input V<sub>SYNC</sub>.
- TRIG\_OUT\_2 (Pattern Trigger) is configured active high polarity and stays active during the pattern exposure. TRIG\_OUT\_2 delay (t<sub>D2</sub>) is configured with reference to the start of the pattern and is set once per pattern within a frame.

Figure 16 shows a configuration with  $2 \times 8$ -bit patterns.






### Figure 16. 2 × 8-bit (Red) Pattern Configurations

- 2 x 8-bit patterns are displayed within each input VSYNC frame period.
- t<sub>DarkPre</sub>, t<sub>Exposure</sub> and t<sub>DarkPost</sub>are the same for each pattern within a frame period.
- The sum of dark time and exposure time (t<sub>DarkPre</sub> + t<sub>Exposure</sub> + t<sub>DarkPost</sub>) for the three patterns must be equal to or less than the full frame period. If the sum is less than the full frame period, additional dark time will be appended to the end of the last pattern.
- Red LED is configured to be ON for each pattern.
- TRIG\_OUT\_1 (Frame Trigger) is configured active high polarity and will have a minimum pulse width of 20 microseconds. TRIG\_OUT\_1 delay (t<sub>D1</sub>) is configured with respect to input V<sub>SYNC</sub>.
- TRIG\_OUT\_2 (Pattern Trigger) is configured active high polarity and stays active during the pattern exposure. TRIG\_OUT\_2 delay (t<sub>D2</sub>) is configured with reference to the start of the pattern and is set once per pattern within a frame.

Figure 17 shows a configuration with  $1 \times 8$ -bit patterns.





#### Figure 17. 1 × 8-bit (Green) Pattern Configurations

- 1 × 8-bit pattern is displayed within each input VSYNC frame period.
- t<sub>DarkPre</sub>, t<sub>Exposure</sub> and t<sub>DarkPost</sub>are the same for each pattern within a frame period.
- The sum of dark time and exposure time (t<sub>DarkPre</sub> + t<sub>Exposure</sub> + t<sub>DarkPost</sub>) for the three patterns must be equal to or less than the full frame period. If the sum is less than the full frame period, additional dark time will be appended to the end of the last pattern.
- Green LED is configured to be ON for each pattern.
- TRIG\_OUT\_1 (Frame Trigger) is configured active high polarity and will have a minimum pulse width of 20 microseconds. TRIG\_OUT\_1 delay (t<sub>D1</sub>) is configured with respect to input V<sub>SYNC</sub>.
- TRIG\_OUT\_2 (Pattern Trigger) is configured active high polarity and stays active during the pattern exposure. TRIG\_OUT\_2 delay (t<sub>D2</sub>) is configured with reference to the start of the pattern and is set once per pattern within a frame.

#### 8.3.1.1.2 1-Bit Monochrome Patterns

Similar to the 8-bit external pattern mode, the maximum supported input frame for 1-bit external pattern mode is 104.2 Hz. In 1-bit pattern mode each of the 24-bit inputs are treated as separate binary patterns resulting in a maximum of 24 patterns. The maximum pattern rate for each 1-bit pattern is 2500 Hz.

The DLPC3470 controller firmware allows for the following user programmability:

- Exposure time: Time during which a pattern is displayed.
- Dark time: Time during which no pattern is displayed and the illumination in OFF.
- Number of 1-bit patterns within a frame- Up to maximum of 24.
- Illuminator: Illuminator that is ON for each 1-bit pattern. User defined illuminator is auto selected for all the patterns within a frame. User cannot select different illuminator for different 1-bit patterns within a frame.
- TRIG\_OUT\_1 and TRIG\_OUT\_2 signal configuration and delay.

Figure 18 shows a configuration with 24 × 1-bit patterns.






Figure 18. 24 × 1-bit (Blue) Pattern Configurations


- 24 x 1-bit patterns are displayed within each input VSYNC frame period.
- t<sub>DarkPre</sub>, t<sub>Exposure</sub> and t<sub>DarkPost</sub>are the same for each pattern within a frame period.
- The sum of dark time and exposure time (t<sub>DarkPre</sub> + t<sub>Exposure</sub> + t<sub>DarkPost</sub>) for the three patterns must be equal to or less than the full frame period. If the sum is less than the full frame period, additional dark time will be appended to the end of the last pattern.
- Blue LED is configured to be ON for each pattern.
- TRIG\_OUT\_1 (Frame Trigger) is configured active high polarity and will have a minimum pulse width of 20 microseconds. TRIG\_OUT\_1 delay (t<sub>D1</sub>) is configured with respect to input V<sub>SYNC</sub>.
- TRIG\_OUT\_2 (Pattern Trigger) is configured active high polarity and stays active during the pattern exposure. TRIG\_OUT\_2 delay (t<sub>D2</sub>) is configured with reference to the start of the pattern and is set once per pattern within a frame.

### 8.3.1.2 Internal Pattern Mode

There are two key differences between internal and external pattern mode:

- Internal pattern mode only supports 1D patterns i.e the pattern data is same across the entire row or column
  of the DMD (Figure 19, Figure 20).
- Internal pattern mode enables user to design a simple system by eliminating need of an external processor to generate and send patterns every frame. In internal pattern mode one row or one column patterns are preloaded in the flash memory and a command is send to DLPC3470 controller to display the patterns. Implementation details on how to create patterns, save patterns in Flash memory and load patterns from flash memory into the DLPC3470 controller's internal memory are described in SW Programmers Guide.











Figure 20. Row Replication

Internal pattern mode further provides two configurations to trigger the display of patterns, free running mode, (shown in Figure 21) and trigger in mode (shown in Figure 22).

#### 8.3.1.2.1 Free Running Mode

In free running mode the DLPC3470 controller generates an internal synchronization signal to display pre-stored patterns. User sends an I<sup>2</sup>C command to instruct DLPC3470 controller to start download of the 1D patterns from flash memory into DLPC3470 controller's internal memory and displaying of the 1D patterns.






#### Figure 21. Free Running Mode

- The device displays multiple 1D patterns within an internally-generated V<sub>SYNC</sub> signal. t<sub>Exposure</sub> (exposure time), t<sub>DarkPre</sub> and t<sub>DarkPost</sub> (dark time) are equal for all the 1D patterns within one internally generated V<sub>SYNC</sub> frame.
- Blue LED is configured to be ON for each pattern.
- TRIG\_OUT\_1 (Frame Trigger) is configured active high polarity and will have a minimum pulse width of 20 microseconds. TRIG\_OUT\_1 delay (t<sub>D1</sub>) is configured with respect to internally generated V<sub>SYNC</sub>.
- TRIG\_OUT\_2 (Pattern Trigger) is configured active high polarity and stays active during the pattern exposure. TRIG\_OUT\_2 delay (t<sub>D2</sub>) is configured with reference to the start of each pattern.
- V<sub>SYNC</sub> is generated internally according to different sets of patterns stored in the SPI flash memory.

#### 8.3.1.2.2 Trigger In Mode

Trigger In mode provides higher level of control to the user for displaying patterns. In this mode, user controls when to display the pattern by sending an external trigger signal to the DLPC3470 controller. The DLPC3470 controller outputs a Pattern Ready signal to let the user know when DLPC3470 controller is ready to accept an external trigger signal.





#### Figure 22. Trigger In Mode

- DLPC3470 controller sets the Pattern Ready signal high to denote that the DLPC3470 controller is ready to accept Trigger In signal.
- The user sends the external trigger input signal to the DLPC3470 controller to begin the display of the next pattern with t<sub>Exposure</sub> (exposure time), t<sub>DarkPre</sub> and t<sub>DarkPost</sub> (dark time).
- Blue LED is configured to be ON for each pattern.
- TRIG\_OUT\_1 (Pattern Set Trigger) is configured active high polarity and will have a minimum pulse width of 20 microseconds. TRIG\_OUT\_1 delay (t<sub>D1</sub>) is configured with respect to external trigger input (TRIG\_IN).
- TRIG\_OUT\_2 (Pattern Trigger) is configured active high polarity and stays active during the pattern exposure. TRIG\_OUT\_2 delay (t<sub>D2</sub>) is configured with reference to the start of each pattern exposure.

#### 8.3.2 Interface Timing Requirements

This section defines the timing requirements for the external interfaces for the DLPC3470 controller ASIC.

#### 8.3.2.1 Parallel Interface

The parallel interface complies with standard graphics interface protocol, which includes a vertical syncronization signal (VSYNC\_WE), horizontal synchronization signal (HSYNC\_CS), optional data valid signal (DATAEN\_CMD), a 24-bit data bus (PDATA), and a pixel clock (PCLK). The polarity of both syncs and the active edge of the clock are programmable. Figure 4 shows the relationship of these signals. The data valid signal (DATAEN\_CMD) is optional in that the DLPC3470 controller provides auto-framing parameters that can be programmed to define the data valid window based on pixel and line counting relative to the horizontal and vertical syncs.

In addition to these standard signals, an optional side-band signal (PDM\_CVS\_TE) is available, which allows periodic frame updates to be stopped without losing the displayed image. When PDM\_CVS\_TE is active, it acts as a data mask and does not allow the source image to be propagated to the display. A programmable PDM polarity parameter determines if it is active high or active low. This parameter defaults to make PDM\_CVS\_TE active high. If this function is not desired, tie PDM\_CVS\_TE to a logic low signal on the PCB. The device allows PDM\_CVS\_TE to change only during vertical blanking.



#### NOTE

VSYNC\_WE must remain active at all times (in lock-to-VSYNC mode) or the display sequencer stops and causes the LEDs to turn off.

#### 8.3.2.2 Serial Flash Interface

DLPC3470 controller uses an external SPI serial flash memory device for configuration support. The minimum required size is dependent on the desired minimum number of sequences, CMT tables, and splash options while the maximum supported is 16 Mb.

For access to flash, the DLPC3470 controller uses a single SPI interface operating at a programmable frequency complying to industry standard SPI flash protocol. The programmable SPI frequency is defined to be equal to 180 MHz/N, where N is a programmable value between 5 to 127 providing a range from 36.0 to 1.41732 MHz. Note that this results in a relatively large frequency step size in the upper range (for example, 36 MHz, 30 MHz, 25.7 MHz, 22.5 MHz, and so forth) and thus this must be taken into account when choosing a flash device.

The DLPC3470 controller supports two independent SPI device selects; however, the flash must be connected to SPI device select zero (SPI0\_CSZ0) because the boot routine is only executed from the device connected to device select zero (SPI0\_CSZ0). The boot routine uploads program code from flash to program memory, then transfers control to an auto-initialization routine within program memory. The DLPC3470 controller asserts the HOST\_IRQ output signal high while auto-initialization is in progress, then drives it low to signal its completion to the host processor. Only after auto-initialization is complete will the DLPC3470 controller be ready to receive commands through I<sup>2</sup>C.

The DLPC3470 controller should support any flash device that is compatible with the modes of operation, features, and performance as defined in Table 4 and Table 5.

FEATURE	DLPC3470 CONTROLLER REQUIREMENT
SPI interface width	Single
SPI protocol	SPI mode 0
Fast READ addressing	Auto-incrementing
Programming mode	Page mode
Page size	256 B
Sector size	4 KB sector
Block size	any
Block protection bits	0 = Disabled
Status register bit(0)	Write in progress (WIP) {also called flash busy}
Status register bit(1)	Write enable latch (WEN)
Status register bits(6:2)	A value of 0 disables programming protection
Status register bit(7)	Status register write protect (SRWP)
Status register bits(15:8) (that is expansion status byte)	The DLPC3470 controller only supports single-byte status register R/W command execution, and thus may not be compatible with flash devices that contain an expansion status byte. However, as long as expansion status byte is considered optional in the byte 3 position and any write protection control in this expansion status byte defaults to unprotected, then the device should be compatible with DLPC3470 controller.

Table 4. SPI Flash Required Features or Modes of Operation

To support flash devices with program protection defaults of either enabled or disabled, the DLPC3470 controller always assumes the device default is enabled and goes through the process of disabling protection as part of the boot-up process. This process consists of:

- A write enable (WREN) instruction executed to request write enable, followed by
- A read status register (RDSR) instruction is then executed (repeatedly as needed) to poll the write enable latch (WEL) bit
- After the write enable latch (WEL) bit is set, a write status register (WRSR) instruction is executed that writes 0 to all 8-bits (this disables all programming protection)

Prior to each program or erase instruction, the DLPC3470 controller issues:

• A write enable (WREN) instruction to request write enable, followed by



- A read status register (RDSR) instruction (repeated as needed) to poll the write enable latch (WEL) bit
- After the write enable latch (WEL) bit is set, the program or erase instruction is executed
- Note the flash automatically clears the write enable status after each program and erase instruction

The specific instruction OpCode and timing compatibility requirements are listed in Table 5 and Table 6. Note however that DLPC3470 controller does not read the flash's electronic signature ID and thus cannot automatically adapt protocol and clock rate based on the ID.

#### TEXAS INSTRUMENTS

www.ti.com.cn

#### Table 5. SPI Flash Instruction OpCode and Access Profile Compatibility Requirements

SPI FLASH COMMAND	FIRST BYTE (OPCODE)	SECOND BYTE	THIRD BYTE	FOURTH BYTE	FIFTH BYTE	SIXTH BYTE
Fast READ (1 Output)	0x0B	ADDRS(0)	ADDRS(1)	ADDRS(2)	dummy	DATA(0) <sup>(1)</sup>
Read status	0x05	n/a	n/a	STATUS(0)		
Write status	0x01	STATUS(0)	(2)			
Write enable	0x06					
Page program	0x02	ADDRS(0)	ADDRS(1)	ADDRS(2)	DATA(0) <sup>(1)</sup>	
Sector erase (4KB)	0x20	ADDRS(0)	ADDRS(1)	ADDRS(2)		
device erase	0xC7					

(1) Only the first data byte is show, data continues

(2) DLPC3470 controller does not support access to a second/ expansion Write Status byte

The specific and timing compatibility requirements for a DLPC3470 controller compatible flash are listed in Table 6 and Table 7.

Table 6. SPI Flash K	ey Timing Parar	meter Compatibilit	y Requirements <sup>(1)(2)</sup>
----------------------	-----------------	--------------------	----------------------------------

SPI FLASH TIMING PARAMETER	SYMBOL	ALTERNATE SYMBOL	MIN	MAX	UNIT
Access frequency (all commands)	FR	f <sub>C</sub>	≤1.42		MHz
device select high time (also called device select deselect time)	t <sub>SHSL</sub>	t <sub>CSH</sub>	≤200		ns
Output hold time	t <sub>CLQX</sub>	t <sub>HO</sub>	≥0		ns
Clock low to output valid time	t <sub>CLQV</sub>	t <sub>V</sub>		≤ 11	ns
Data in set-up time	t <sub>DVCH</sub>	t <sub>DSU</sub>	≤5		ns
Data in hold time	t <sub>CHDX</sub>	t <sub>DH</sub>	≤5		ns

(1) The timing values are related to the specification of the flash device itself, not the DLPC3470 controller .

(2) The DLPC3470 controller does not drive the HOLD or WP (active low write protect) pins on the flash device, and thus these pins should be tied to a logic high on the PCB through an external pullup.

The DLPC3470 controller supports 1.8-, 2.5-, or 3.3-V serial flash devices. To do so, VCC\_FLSH must be supplied with the corresponding voltage. Table 7 contains a list of 1.8-, 2.5-, and 3.3-V compatible SPI serial flash devices supported by DLPC3470 controller.

#### Table 7. DLPC3470 controller Compatible SPI Flash Device Options<sup>(1)</sup> <sup>(2)</sup>

DVT <sup>(3)</sup>	DENSITY (Mb)	VENDOR	PART NUMBER	PACKAGE SIZE		
1.8-V COMPATIBLE DEVICES						
Yes	4 Mb	Winbond	W25Q40BWUXIG	2 × 3 mm USON		
Yes	4 Mb	Macronix	MX25U4033EBAI-12G	1.43 × 1.94 mm WLCSP		
Yes	8 Mb	Macronix	MX25U8033EBAI-12G	1.68 × 1.99 mm WLCSP		
2.5- OR 3.3-V CO	OMPATIBLE DEVICES					
Yes	16 Mb	Winbond	W25Q16CLZPIG	5 × 6 mm WSON		
Yes	32 Mb	Winbond	W25Q32FVSSIG	5.2 x 7.9 mm SOIC		

(1) The flash supply voltage must match VCC\_FLSH on the DLPC3470 controller. Special attention needs to be paid when ordering devices to be sure the desired supply voltage is attained as multiple voltage options are often available under the same base part number.

(2) Beware when considering Numonyx (Micron) serial flash devices as they typically do not have the 4KB sector size needed to be DLPC3470 controller compatible.

(3) All of these flash devices appear compatible with the DLPC3470 controller, but only those marked with yes in the DVT column have been validated on the EVM reference design. Those marked with no can be used at the ODM's own risk.



#### 8.3.2.3 Serial Flash Programming

Note that the flash can be programmed through the DLPC3470 controller over I<sup>2</sup>C or by driving the SPI pins of the flash directly while the DLPC3470 controller I/O are tri-stated. SPI0\_CLK, SPI0\_DOUT, and SPI0\_CSZ0 I/O can be tri-stated by holding RESETZ in a logic low state while power is applied to the DLPC3470 controller . Note that SPI0\_CSZ1 is not tri-stated by this same action.

#### 8.3.2.4 SPI Signal Routing

The DLPC3470 controller is designed to support two SPI slave devices on the SPI0 interface, specifically, a serial flash and the DLPA200x or DLPA300x device. This requires routing associated SPI signals to two locations while attempting to operate up to 36 MHz. Take special care to ensure that reflections do not compromise signal integrity. To this end, the following recommendations are provided:

- The SPI0\_CLK PCB signal trace from the DLPC3470 controller source to each slave device should be split into separate routes as close to the DLPC3470 controller as possible. In addition, the SPI0\_CLK trace length to each device should be equal in total length.
- The SPI0\_DOUT PCB signal trace from the DLPC3470 controller source to each slave device should be split into separate routes as close to the DLPC3470 controller as possible. In addition, the SPI0\_DOUT trace length to each device should be equal in total length(use the same strategy as SPI0\_CLK).
- The SPI0\_DIN PCB signal trace from each slave device to the point where they intersect on their way back to the DLPC3470 controller should be made equal in length and as short as possible. They should then share a common trace back to the DLPC3470 controller.
- SPI0\_CSZ0 and SPI0\_CSZ1 need no special treatment because they are dedicated signals which drive only
  one device.

### 8.3.2.5 *P*C Interface Performance

Both DLPC3470 controller I<sup>2</sup>C interface ports support 100-kHz baud rate. By definition, I<sup>2</sup>C transactions operate at the speed of the slowest device on the bus, thus there is no requirement to match the speed grade of all devices in the system.

#### 8.3.2.6 Content-Adaptive Illumination Control

Content-adaptive illumination control (CAIC) is an image processing algorithm that takes advantage of the fact that in common real-world image content most pixels in the images are well below full scale for the for the R, G, and B digital channels being input to the DLPC3470 controller. As a result of this the average picture level (APL) for the overall image is also well below full scale, and the system's dynamic range for the collective set of pixel values is not fully utilized. CAIC takes advantage of this headroom between the source image APL and the top of the available dynamic range of the display system.

CAIC evaluates images frame by frame and derives three unique digital gains, one for each of the R, G, and B color channels. During CAIC image processing, each gain is applied to all pixels in the associated color channel. CAIC derives each color channel's gain that is applied to all pixels in that channel so that the pixels as a group collectively shift upward and as close to full scale as possible. To prevent any image quality degradation, the gains are set at the point where just a few pixels in each color channel are clipped. Figure 23 and Figure 24 show an example of the application of CAIC for one color channel.

TEXAS INSTRUMENTS

www.ti.com.cn




Figure 23. Input Pixels Example




Figure 24. Displayed Pixels After CAIC Processing

Figure 24 shows the gain that is applied to a color processing channel inside the DLPC3470 controller . CAIC will also adjust the power for the R, G, and B LED. For each color channel of an individual frame, CAIC will intelligently determine the optimal combination of digital gain and LED power. The decision regarding how much digital gain to apply to a color channel and how much to adjust the LED power for that color is heavily influenced by the software command settings sent to the DLPC3470 controller for configuring CAIC.

As CAIC applies a digital gain to each color channel independently, and adjusts each LED's power independently, CAIC also makes sure that the resulting color balance in the final image matches the target color balance for the projector system. Thus, the effective displayed white point of images is held constant by CAIC from frame to frame.

Since the R, G, and B channels can be gained up by CAIC inside the DLPC3470 controller , the LED power can be turned down for any color channel until the brightness of the color on the screen is unchanged. Thus, CAIC can achieve an overall LED power reduction while maintaining the same overall image brightness as if CAIC was not used. Figure 25 shows an example of LED power reduction by CAIC for an image where the R and B LEDs can be turned down in power.



CAIC can alternatively be used to increase the overall brightness of an image while holding the total power for all LEDs constant. In summary, when CAIC is enabled CAIC can operate in one of two distinct modes:

- Power Reduction Mode holds overall image brightness constant while reducing LED power
- Enhanced Brightness Mode holds overall LED power constant while enhancing image brightness




Figure 25. CAIC Power Reduction Mode (for Constant Brightness)

#### 8.3.2.7 Local Area Brightness Boost

Local area brightness boost (LABB), is an image processing algorithm that adaptively gains up regions of an image that are dim relative to the average picture level. Some regions of the image will have significant gain applied, and some regions will have little or no gain applied. LABB evaluates images frame by frame and derives the local area gains to be used uniquely for each image. Since many images have a net overall boost in gain even if some parts of the image get no gain, the overall perceived brightness of the image is boosted.

Figure 26 shows a split screen example of the impact of the LABB algorithm for an image that includes dark areas.



Figure 26. Boosting Brightness in Local Areas of an Image

LABB works best when the decision about the strength of gains used is determined by ambient light conditions. For this reason, there is an option to add an ambient light sensor which can be read by the DLPC3470 controller during each frame. Based on the sensor readings, LABB will apply higher gains for bright rooms to help overcome any washing out of images. LABB will apply lower gains in dark rooms to prevent over-punching of images.

Copyright © 2018–2019, Texas Instruments Incorporated


#### 8.3.2.8 3-D Glasses Operation

For supporting 3D glasses, the DLPC3470 controller -based device set outputs synchronization information to synchronize the Left-eye-to-Right-eye shuttering in the glasses with the displayed DMD image frames.

Two different types of glasses are often used to achieve synchronization. One type relies on an infrared (IR) transmitter on the system PCB to send an IR synchronization signal to an IR receiver in the glasses. In this case DLPC3470 controller output signal GPIO\_04 can be used to cause the IR transmitter to send an IR synchronization signal to the glasses. Figure 8 shows the timing for signal GPIO\_04.

The second type of glasses relies on synchronization information that is encoded into the light being outputted from the projection lens. This is referred to as the DLP Link approach for 3D, and many 3D glasses from different suppliers have been built using this method. This demonstrates that the DLP Link method can work reliable. The advantage of the DLP Link approach is that it takes advantage of existing projector hardware to transmit the synchronization information to the glasses. This can save cost, size and power in the projector.

For generating the DLP Link synchronization information, one light pulse per DMD frame is outputted from the projection lens while the glasses have both shutters closed. To achieve this, the DLPC3470 controller will tell the DLPA200x or DLPA300x device when to turn on the illumination source (typically LEDs or lasers) so that an encoded light pulse is output once per DMD frame. Since the shutters in the glasses are both off when the DLP Link pulse is sent, the projector illumination source will also be off except for the when light is sent to create the DLP Link pulse. The timing for the light pulses for DLP Link 3D operation is shown in Figure 27 and Figure 28.




(1) Left = 1, Right = 0

(2) 3DR must toggle 1 ms before VSYNC







The period between DLPLink pulses alternates between the subframe period = D and the subframe period -D, where D is the delta period.

Figure 28. 3D DLP Link Pulse Timing

HDMI Source Reference	3D DMD SEQUENCE RATE (Hz)	А	В	С	D	E
23.6	94.5	25	500	628	128	>2000
24.0	96	25	500	628	128	>2000
49.0	98	25	500	628	128	>2000
50.0	100	25	500	628	128	>2000
51.0	102	25	500	628	128	>2000
59.0	118	25	500	628	128	>2000
60.0	120	25	500	628	128	>2000
61.0	122	25	500	628	128	>2000


### 8.3.2.9 DMD (Sub-LVDS) Interface

The DLPC3470 controller ASIC DMD interface consists of a HS 1.8-V sub-LVDS output only interface with a maximum clock speed of 600-MHz DDR and a LS SDR (1.8-V LVCMOS) interface with a fixed clock speed of 120 MHz. The DLPC3470 controller sub-LVDS interface supports a number of DMD display sizes, and as a function of resolution, not all output data lanes are needed as DMD display resolutions decrease in size. With internal software selection, the DLPC3470 controller also supports a limited number of DMD interface swap configurations that can help board layout by remapping specific combinations of DMD interface lines to other DMD interface lines as needed. Table 8 shows the four options available for the DLP2010 (.2 WVGA) DMD specifically. Any unused DMD signal pairs should be left unconnected on the final board design.

DLF				
OPTION 1	OPTION 2	OPTION 3	OPTION 4	DMD PINS
Swap Control = x0	Swap Control = x2	Swap Control = x1	Swap Control = x3	
HS_WDATA_D_P	HS_WDATA_E_P	HS_WDATA_H_P	HS_WDATA_A_P	Input DATA_p_0
HS_WDATA_D_N	HS_WDATA_E_N	HS_WDATA_H_N	HS_WDATA_A_N	Input DATA_n_0
HS_WDATA_C_P	HS_WDATA_F_P	HS_WDATA_G_P	HS_WDATA_B_P	Input DATA_p_1
HS_WDATA_C_N	HS_WDATA_F_N	HS_WDATA_G_N	HS_WDATA_B_N	Input DATA_n_1
HS_WDATA_F_P	HS_WDATA_C_P	HS_WDATA_B_P	HS_WDATA_G_P	Input DATA_p_2
HS_WDATA_F_N	HS_WDATA_C_N	HS_WDATA_B_N	HS_WDATA_G_N	Input DATA_n_2
HS_WDATA_E_P	HS_WDATA_D_P	HS_WDATA_A_P	HS_WDATA_H_P	Input DATA_p_3
HS_WDATA_E_N	HS_WDATA_D_N	HS_WDATA_A_N	HS_WDATA_H_N	Input DATA_n_3

TEXAS INSTRUMENTS

www.ti.com.cn



120-MHz SDR (Low Speed)

### Figure 29. DLP2010 (.2 WVGA) DMD Interface Example (Mapping Option 1 Shown)

#### 8.3.2.10 DLPC3470 controller System Design Consideration – Application Notes

System power regulation: It is acceptable for VDD\_PLLD and VDD\_PLLM to be derived from the same regulator as the core VDD, but to minimize the AC noise component they should be filtered as recommended in the *PCB Layout Guidelines for Internal ASIC PLL Power*.



#### 8.3.2.11 Calibration and Debug Support

The DLPC3470 controller contains a test point output port, TSTPT\_(7:0), which provides selected system calibration support, trigger support (TRIG\_OUT\_2) as well as ASIC debug support. These test points are inputs while reset is applied and switch to outputs when reset is released. The state of these signals is sampled upon the release of system reset and the captured value configures the test mode until the next time reset is applied. Each test point includes an internal pulldown resistor, thus external pullups must be used to modify the default test configuration. The default configuration (x000) corresponds to the TSTPT\_(7:0) outputs remaining tri-stated to reduce switching activity during normal operation. For maximum flexibility, an option to jumper to an external pullup is recommended for TSTPT\_(2:0). Pullups on TSTPT\_(6:3) are used to configure the ASIC for a specific mode or option. TI does not recommend adding pullups to TSTPT\_(7:3) because this has adverse affects for normal operation. This external pullup is only sampled upon a 0-to-1 transition on the RESETZ input, thus changing their configuration after reset is released will not have any effect until the next time reset is asserted and released. Table 10 defines the test mode selection for one programmable scenario defined by TSTPT(2:0).

	NO SWITCHING ACTIVITY	CLOCK DEBUG OUTPUT
TSTPT(2:0) CAPTURE VALUE	x000	x010
TSTPT(0)	HI-Z	60 MHz
TSTPT(1)	HI-Z	30 MHz
TSTPT(2)	HI-Z	0.7 to 22.5MHz
TSTPT(3)	HI-Z	HIGH
TSTPT(4)	HI-Z	LOW
TSTPT(5)	HI-Z	HIGH
TSTPT(6)	HI-Z	HIGH
TSTPT(7)	HI-Z	7.5 MHz

Table 10. Test Mode Selection	Scenario Defined by	y TSTPT(2:0) <sup>(1)</sup>
-------------------------------	---------------------	-----------------------------

(1) These are only the default output selections. Software can reprogram the selection at any time.

#### 8.3.2.12 DMD Interface Considerations

The sub-LVDS HS interface waveform quality and timing on the DLPC3470 controller ASIC is dependent on the total length of the interconnect system, the spacing between traces, the characteristic impedance, etch losses, and how well matched the lengths are across the interface. Thus, ensuring positive timing margin requires attention to many factors.

As an example, DMD interface system timing margin can be calculated as follows:

Setup Margin = (DLPC3470 controller output setup) – (DMD input setup) – (PCB routing mismatch) – (PCB SI degradation)

Hold-time Margin = (DLPC3470 controller output hold) – (DMD input hold) – (PCB routing mismatch) – (PCB SI degradation)


where PCB SI degradation is signal integrity degradation due to PCB affects which includes such things as Simultaneously Switching Output (SSO) noise, cross-talk and Inter-symbol Interference (ISI) noise. (3)

DLPC3470 controller I/O timing parameters as well as DMD I/O timing parameters can be found in their corresponding data sheets. Similarly, PCB routing mismatch can be budgeted and met through controlled PCB routing. However, PCB SI degradation is a more complicated adjustment.

In an attempt to minimize the signal integrity analysis that would otherwise be required, the following PCB design guidelines are provided as a reference of an interconnect system that will satisfy both waveform quality and timing requirements (accounting for both PCB routing mismatch and PCB SI degradation). Variation from these recommendations may also work, but should be confirmed with PCB signal integrity analysis or lab measurements.

(2)





**DMD\_HS** Differential Signals

DMD\_LS Signals

### Figure 30. DMD Interface Board Stack-Up Details

## 8.4 Device Functional Modes

DLPC3470 controller has two functional modes (ON/OFF) controlled by a single pin PROJ\_ON:

- When pin PROJ\_ON is set high, the projector automatically powers up and an image is projected from the DMD.
- When pin PROJ\_ON is set low, the projector automatically powers down and only microwatts of power are consumed.



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information


A Pico projector embedded in a handheld product is a common application for the DLPC3470 controller with DLP2010 DMD and DLPA200x or DLPA300x device PMIC/LED driver. For example, a Pico projector may be embedded in a smart phone, a tablet, a camera, or camcorder. The DLPC3470 controller in the Pico projector embedded module typically receives images from a host processor within the product.

DLPC3470 display and light controller with DLP2010 DMD enables high accuracy and very small form factor 3D Depth sensing products. This section describes typical 3D depth sensor DLP systems using both external and internal pattern streaming modes.

## 9.2 Typical Application

#### 9.2.1 3D Depth Scanner Using External Pattern Streaming Mode

DLPC3470 controller with DLP2010/DLP2010NIR DMD enables high accuracy and very small form factor 3D Depth scanner products. Figure 31 shows a typical 3D depth scanner system block diagram using external pattern streaming mode.



(1) Options to elect different LEDs, but only 1 channel used at a time

Figure 31. External Pattern Streaming Mode

#### 9.2.1.1 Design Requirements

A high accuracy 3D depth scanner product is created by using a DLP chipset comprised of DLP2010 or DLP2010NIR DMD, DLPC3470 controller and DLPA200x or DLPA300x PMIC/LED drive. The DLPC3470 simplifies the pattern generation, the DLPA200x or DLPA300x provides the needed analog functions and DMD displays the required patterns for accurate 3D depth scanning.



### **Typical Application (continued)**

In addition to the three DLP devices in the chipset, other components may be required to complete the application. Minimally, a flash component is required to store patterns, the software, and the firmware in order to control the DLPC3470 controller.

DLPC3470 controller supports any illumination source including IR light source (LEDs or VCSEL), UV light source or visible light source (Red, Green or Blue LEDs or lasers).


For connecting the DLPC3470 controller to the host processing for receiving patterns or video data parallel interface is used. Connect an I<sup>2</sup>C interface to the host processor to send commands to the DLPC3470 controller. The only power supplies needed external to the projector are the battery (SYSPWR) and a regulated 1.8-V supply. A single signal (PROJ\_ON) controls the entire DLP system power. When PROJ\_ON is high, the DLP system turns on and when PROJ\_ON is low, the DLPC3470 turns off and draws only a few microamperes of current on SYSPWR. When PROJ\_ON is low, the 1.8-V power supply can remain at 1.8 V for use by other sub systems. When PROJ\_ON is low, the DLPA200x or DLPA300x draws no current on the 1.8-V supply.

#### 9.2.1.2 Detailed Design Procedure

For connecting the DLP2010 or DLP2010NIR DMD, the DLPC3470 controller and the DLPA200x or DLPA300x PMIC/LED driver see the reference design schematic. An example board layout is included in the reference design data base. Follow the layout guidelines shown in Layout to achieve reliable DLP system results.

#### 9.2.1.3 Application Curve

As the LED currents that are driven through the red, green or blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents is shown in Figure 32. For the LED currents shown, it is assumed that the same current amplitude is applied to the red, green, and blue LEDs. For mono-chrome use case with a single LED or a different light source, this curve will be different and the specific light source documentation needs to be referred for similar information.




#### 9.2.2 3D Depth Scanner Using Internal Pattern Streaming Mode

Figure 33 shows a typical 3D depth scanner system block diagram using internal pattern streaming mode.



# **Typical Application (continued)**



(1) Options to elect different LEDs, but only 1 channel used at a time

#### Figure 33. Internal Pattern Streaming Mode

#### 9.2.2.1 Design Requirements

The design requirements for the 3D Depth scanner system using Internal Pattern Streaming Mode is identical to the design procedure for the 3D Depth capture system External Pattern Streaming Mode. (See the Design Requirements section.)

#### 9.2.2.2 Detailed Design Procedure

The design procedure for the 3D Depth scanner Using Internal Pattern Streaming Mode is identical to the design procedure for the 3D Depth scanner using External Pattern Streaming Mode. (See the Detailed Design Procedure section.)

#### 9.2.2.3 Application Curve

See the Application Curve as the brightness considerations are similar in both external and internal pattern streaming modes.

# **10** Power Supply Recommendations

### 10.1 System Power-Up and Power-Down Sequence

Although the DLPC3470 controller requires an array of power supply voltages, (for example, VDD, VDDLP12, VDD\_PLLM/D, VCC18, VCC\_FLSH, VCC\_INTF), if VDDLP12 is tied to the 1.1-V VDD supply (which is assumed to be the typical configuration), then there are no restrictions regarding the relative order of power supply sequencing to avoid damaging the DLPC3470 controller. (This is true for both power-up and power-down scenarios). Similarly, there is no minimum time between powering-up or powering-down the different supplies if VDDLP12 is tied to the 1.1-V VDD supply.

If however VDDLP12 is not tied to the VDD supply, then VDDLP12 must be powered-on after the VDD supply is powered-on, and powered-off before the VDD supply is powered-off. In addition, if VDDLP12 is not tied to VDD, then VDDLP12 and VDD supplies should be powered on or powered off within 100 ms of each other.

Although there is no risk of damaging the DLPC3470 controller if the above power sequencing rules are followed, the following additional power sequencing recommendations must be considered to ensure proper system operation.

- To ensure that DLPC3470 controller output signal states behave as expected, all DLPC3470 controller I/O supplies should remain applied while VDD core power is applied. If VDD core power is removed while the I/O supply (VCC\_INTF) is applied, then the output signal state associated with the inactive I/O supply will go to a high impedance state.
- Additional power sequencing rules may exist for devices that share the supplies with the DLPC3470 controller, and thus these devices may force additional system power sequencing requirements.

Note that when VDD core power is applied, but I/O power is not applied, additional leakage current may be drawn. This added leakage does not affect normal DLPC3470 controller operation or reliability.

Figure 34 and Figure 35 show the DLPC3470 controller power-up and power-down sequence for both the normal PARK and fast PARK operations of the DLPC3470 controller ASIC.



# System Power-Up and Power-Down Sequence (continued)




Figure 34. DLPC3470 controller Power-Up / PROJ\_ON = 0 Initiated Normal PARK and Power-Down

Texas Instruments

www.ti.com.cn

# System Power-Up and Power-Down Sequence (continued)




Figure 35. DLPC3470 controller Power-Up / PARKZ = 0 Initiated Fast PARK and Power-Down



#### 10.2 DLPC3470 controller Power-Up Initialization Sequence

It is assumed that an external power monitor will hold the DLPC3470 controller in system reset during power-up. It must do this by driving RESETZ to a logic low state. It should continue to assert system reset until all ASIC voltages have reached minimum specified voltage levels, PARKZ is asserted high, and input clocks are stable. During this time, most ASIC outputs will be driven to an inactive state and all bidirectional signals will be configured as inputs to avoid contention. ASIC outputs that are not driven to an inactive state are tri-stated. These include LED\_SEL\_0, LED\_SEL\_1, SPICLK, SPIDOUT, and SPICSZ0 (see RESETZ pin description for full signal descriptions in *Pin Configuration and Functions*. After power is stable and the PLL\_REFCLK\_I clock input to the DLPC3470 controller is stable, then RESETZ should be deactivated (set to a logic high). The DLPC3470 controller then performs a power-up initialization routine that first locks its PLL followed by loading self configuration data from the external flash. Upon release of RESETZ all DLPC3470 controller I/Os will become active. Immediately following the release of RESETZ, the HOST\_IRQ signal will be driven high to indicate that the auto initialization routine is in progress. However, since a pullup resistor is connected to signal HOST\_IRQ, this signal will have already gone high before the DLPC3470 controller actively drives it high. Upon completion of the auto-initialization routine, the DLPC3470 controller will drive HOST\_IRQ low to indicate the initialization done state of the DLPC3470 controller has been reached.

Note that the host processor can start sending I<sup>2</sup>C commands after HOST\_IRQ goes low.

### 10.3 DMD Fast PARK Control (PARKZ)

The PARKZ signal is defined to be an early warning signal that should alert the ASIC 32 µs before DC supply voltages have dropped below specifications in fast PARK operation. This allows the ASIC time to park the DMD, ensuring the integrity of future operation. Note that the reference clock should continue to run and RESETZ should remain deactivated for at least 32 µs after PARKZ has been deactivated (set to a logic low) to allow the park operation to complete.

#### 10.4 Hot Plug Usage

The DLPC3470 controller provides fail-safe I/O on all host interface signals (signals powered by VCC\_INTF). This allows these inputs to be driven high even when no I/O power is applied. Under this condition, the DLPC3470 controller will not load the input signal nor draw excessive current that could degrade ASIC reliability. For example, the I<sup>2</sup>C bus from the host to other components would not be affected by powering off VCC\_INTF to the DLPC3470 controller . TI recommends weak pullups or pulldowns on signals feeding back to the host to avoid floating inputs.

If the I/O supply (VCC\_INTF) is powered off, but the core supply (VDD) is powered on, then the corresponding input buffer may experience added leakage current, but this does not damage the DLPC3470 controller .

#### **10.5 Maximum Signal Transition Time**

Unless otherwise noted, 10 ns is the maximum recommended 20% to 80% rise or fall time to avoid input buffer oscillation. This applies to all DLPC3470 controller input signals. However, the PARKZ input signal includes an additional small digital filter that ignores any input buffer transitions caused by a slower rise or fall time for up to 150 ns.



# 11 Layout

## 11.1 Layout Guidelines

#### 11.1.1 PCB Layout Guidelines for Internal ASIC PLL Power

The following guidelines are recommended to achieve desired ASIC performance relative to the internal PLL. The DLPC3470 controller contains 2 internal PLLs which have dedicated analog supplies (VDD\_PLLM , VSS\_PLLM, VDD\_PLLD, VSS\_PLLD). As a minimum, VDD\_PLLx power and VSS\_PLLx ground pins should be isolated using a simple passive filter consisting of two series Ferrites and two shunt capacitors (to widen the spectrum of noise absorption). It's recommended that one capacitor be a 0.1- $\mu$ F capacitor and the other be a 0.01- $\mu$ F capacitor. All four components should be placed as close to the ASIC as possible but it's especially important to keep the leads of the high frequency capacitors as short as possible. Note that both capacitors should be connected across VDD\_PLLM and VSS\_PLLM / VDD\_PLLD and VSS\_PLLD respectfully on the ASIC side of the Ferrites.

For the ferrite beads used, their respective characteristics should be as follows:

- DC resistance less than 0.40  $\Omega$
- Impedance at 10 MHz equal to or greater than 180 Ω
- Impedance at 100 MHz equal to or greater than 600  $\Omega$

The PCB layout is critical to PLL performance. It is vital that the quiet ground and power are treated like analog signals. Therefore, VDD\_PLLM and VDD\_PLLD must be a single trace from the DLPC3470 controller to both capacitors and then through the series ferrites to the power source. The power and ground traces should be as short as possible, parallel to each other, and as close as possible to each other.





Figure 36. PLL Filter Layout



#### Layout Guidelines (continued)

#### 11.1.2 DLPC3470 controller Reference Clock

The DLPC3470 requires an external reference clock to feed its internal PLL. A crystal or oscillator can supply this reference. For flexibility, the DLPC3470 accepts either of two reference clock frequencies (see Table 12), but both must have a maximum frequency variation of ±200 ppm (including aging, temperature, and trim component variation). When a crystal is used, several discrete components are also required as shown in Figure 37.



- A. CL = Crystal load capacitance (farads)
- B. CL1 = 2 × (CL Cstray\_pll\_refclk\_i)
- C.  $CL2 = 2 \times (CL Cstray_pll_refclk_o)$
- D. Where: Cstray\_pll\_refclk\_i = Sum of package and PCB stray capacitance at the crystal pin associated with the ASIC pin pll\_refclk\_i. Cstray\_pll\_refclk\_o = Sum of package and PCB stray capacitance at the crystal pin associated with the ASIC pin pll\_refclk\_o.

#### Figure 37. Reference Crystal Connections

#### 11.1.2.1 Recommended Crystal Oscillator Configuration

#### **Table 11. Crystal Port Characteristics**

PARAMETER	NOM	UNIT
PLL_REFCLK_I TO GND capacitance	1.5	pF
PLL_REFCLK_O TO GND capacitance	1.5	pF

	Table 12.	Recommended	Crystal	Configuration <sup>(1)(2)</sup>
--	-----------	-------------	---------	---------------------------------

PARAMETER	RECOMMENDED	UNIT
Crystal circuit configuration	Parallel resonant	
Crystal type	Fundamental (first harmonic)	
Crystal nominal frequency	24	MHz
Crystal frequency tolerance (including accuracy, temperature, aging and trim sensitivity)	±200	PPM
Maximum startup time	1.0	ms
Crystal equivalent series resistance (ESR)	120 max	Ω
Crystal load	6	pF
RS drive resistor (nominal)	100	Ω
RFB feedback resistor (nominal)	1	MΩ
CL1 external crystal load capacitor	See equation in Figure 37 notes	pF
CL2 external crystal load capacitor	See equation in Figure 37 notes	pF
PCB layout	A ground isolation ring around the crystal is recommended	

(1) Temperature range of -30°C to +85°C

(2) The crystal bias is determined by the ASIC's VCC\_INTF voltage rail, which is variable (not the VCC18 rail).

NSTRUMENTS

FXAS

If an external oscillator is used, then the oscillator output must drive the PLL\_REFCLK\_I pin on the DLPC3470 controller ASIC and the PLL\_REFCLK\_O pins should be left unconnected.

PASSED DVT	MANUFACTURER	PART NUMBER	SPEED	TEMPERATURE AND AGING	ESR	LOAD CAPACITANCE
Yes	KDS	DSX211G-24.000M-8pF-50-50	24 MHz	±50 ppm	120-Ω max	8 pF
Yes	Murata	XRCGB24M000F0L11R0	24 MHz	±100 ppm	120-Ω max	6 pF
Yes	NDK	NX2016SA 24M EXS00A-CS05733	24 MHz	±145 ppm	120-Ω max	6 pF

#### Table 13. DLPC3470 controller Recommended Crystal Parts<sup>(1)(2)(3)</sup>

(1) These crystal devices appear compatible with the DLPC3470 controller , but only those marked with yes in the DVT column have been validated.

(2) Crystal package sizes: 2.0 × 1.6 mm for all crystals

(3) Operating temperature range: -30°C to +85°C for all crystals

#### 11.1.3 General PCB Recommendations

TI recommends 1-oz. copper planes in the PCB design to achieve needed thermal connectivity.

#### 11.1.4 General Handling Guidelines for Unused CMOS-Type Pins

To avoid potentially damaging current caused by floating CMOS input-only pins, TI recommends that unused ASIC input pins be tied through a pullup resistor to its associated power supply or a pulldown to ground. For ASIC inputs with an internal pullup or pulldown resistors, it is unnecessary to add an external pullup or pulldown unless specifically recommended. Note that internal pullup and pulldown resistors are weak and should not be expected to drive the external line. The DLPC3470 controller implements very few internal resistors and these are noted in the pin list. When external pullup or pulldown resistors are needed for pins that have built-in weak pullups or pulldowns, use the value 8 k $\Omega$  (max).

Unused output-only pins should never be tied directly to power or ground, but can be left open.

When possible, TI recommends that unused bidirectional I/O pins be configured to their output state such that the pin can be left open. If this control is not available and the pins may become an input, then they should be pulled-up (or pulled-down) using an appropriate, dedicated resistor.



#### 11.1.5 Maximum Pin-to-Pin, PCB Interconnects Etch Lengths

	SIGNAL INTERCO			
DMD BUS SIGNAL	SINGLE BOARD SIGNAL ROUTING LENGTH	MULTI-BOARD SIGNAL ROUTING LENGTH	UNIT	
DMD_HS_CLK_P DMD_HS_CLK_N	6.0 152.4	See <sup>(3)</sup>	inch (mm)	
DMD_HS_WDATA_A_P DMD_HS_WDATA_A_N				
DMD_HS_WDATA_B_P DMD_HS_WDATA_B_N				
DMD_HS_WDATA_C_P DMD_HS_WDATA_C_N				
DMD_HS_WDATA_D_P DMD_HS_WDATA_D_N	6.0	See <sup>(3)</sup>	inch	
DMD_HS_WDATA_E_P DMD_HS_WDATA_E_N	152.4	See (*)	(mm)	
DMD_HS_WDATA_F_P DMD_HS_WDATA_F_N				
DMD_HS_WDATA_G_P DMD_HS_WDATA_G_N				
DMD_HS_WDATA_H_P DMD_HS_WDATA_H_N				
DMD_LS_CLK	6.5 165.1	See <sup>(3)</sup>	inch (mm)	
DMD_LS_WDATA	6.5 165.1	See <sup>(3)</sup>	inch (mm)	
DMD_LS_RDATA	6.5 165.1	See <sup>(3)</sup>	inch (mm)	
DMD_DEN_ARSTZ	7.0 177.8	See	inch (mm)	

# Table 14. Max Pin-to-Pin PCB Interconnect Recommendations<sup>(1)(2)</sup>

Max signal routing length includes escape routing.
 Multi-board DMD routing length is more restricted due to the impact of the connector.

(2) (3) Due to board variations, these are impossible to define. Any board designs should SPICE simulate with the ASIC IBIS models to ensure single routing lengths do not exceed requirements.

IEXAS
INSTRUMENTS

bie -

www.ti.com.cn

	SIGN	AL GROUP LENGTH MATCHING	ì	
INTERFACE	SIGNAL GROUP	REFERENCE SIGNAL	MAX MISMATCH <sup>(5)</sup>	UNIT
	DMD_HS_WDATA_A_P DMD_HS_WDATA_A_N			inch (mm)
	DMD_HS_WDATA_B_P DMD_HS_WDATA_B_N			
	DMD_HS_WDATA_C_P DMD_HS_WDATA_C_N			
DMD	DMD_HS_WDATA_D_P DMD_HS_WDATA_D_N	DMD_HS_CLK_P	±1.0	
UMU	DMD_HS_WDATA_E_P DMD_HS_WDATA_E_N	DMD_HS_CLK_N	(±25.4)	
	DMD_HS_WDATA_F_P DMD_HS_WDATA_F_N			
	DMD_HS_WDATA_G_P DMD_HS_WDATA_G_N			
	DMD_HS_WDATA_H_P DMD_HS_WDATA_H_N			
DMD	DMD_HS_WDATA_x_P	DMD_HS_WDATA_x_N	±0.025 (±0.635)	inch (mm)
DMD	DMD_HS_CLK_P	DMD_HS_CLK_N	±0.025 (±0.635)	inch (mm)
DMD	DMD_LS_WDATA DMD_LS_RDATA	DMD_LS_CLK	±0.2 (±5.08)	inch (mm)
DMD	DMD_DEN_ARSTZ	N/A	N/A	inch (mm)

# Table 15. High Speed PCB Signal Routing Matching Requirements<sup>(1)(2)(3)(4)</sup>

(1) These values apply to PCB routing only. They do not include any internal package routing mismatch associated with the DLPC3470 or the DMD.

(2) DMD HS data lines are differential, thus these specifications are pair-to-pair.

(3) Training is applied to DMD HS data lines, so defined matching requirements are slightly relaxed.

(4) DMD LS signals are single ended.

(5) Mismatch variance for a signal group is always with respect to reference signal.

#### 11.1.6 Number of Layer Changes

- Single-ended signals: Minimize the number of layer changes
- Differential signals: Individual differential pairs can be routed on different layers, but the signals of a given pair should not change layers.

#### 11.1.7 Stubs

• Stubs should be avoided.

#### 11.1.8 Terminations

- No external termination resistors are required on DMD\_HS differential signals.
- The DMD\_LS\_CLK and DMD\_LS\_WDATA signal paths should include a 43-Ω series termination resistor located as close as possible to the corresponding ASIC pins.
- The DMD\_LS\_RDATA signal path should include a 43-Ω series termination resistor located as close as possible to the corresponding DMD pin.
- DMD\_DEN\_ARSTZ does not require a series resistor.

#### 11.1.9 Routing Vias

- The number of vias on DMD\_HS signals should be minimized and should not exceed two.
- Any and all vias on DMD\_HS signals should be located as close to the ASIC as possible.
- The number of vias on the DMD\_LS\_CLK and DMD\_LS\_WDATA signals should be minimized and not exceed two.
- Any and all vias on the DMD\_LS\_CLK and DMD\_LS\_WDATA signals should be located as close to the ASIC




as possible.

#### 11.1.10 Thermal Considerations

The underlying thermal limitation for the DLPC3470 controller is that the maximum operating junction temperature (T<sub>J</sub>) not be exceeded (this is defined in the *Recommended Operating Conditions*). This temperature is dependent on operating ambient temperature, airflow, PCB design (including the component layout density and the amount of copper used), power dissipation of the DLPC3470 controller , and power dissipation of surrounding components. The DLPC3470 controller 's package is designed primarily to extract heat through the power and ground planes of the PCB. Thus, copper content and airflow over the PCB are important factors.

The recommended maximum operating ambient temperature ( $T_A$ ) is provided primarily as a design target and is based on maximum DLPC3470 controller power dissipation and  $R_{\theta,JA}$  at 0 m/s of forced airflow, where  $R_{\theta,JA}$  is the thermal resistance of the package as measured using a glater test PCB with two, 1-oz power planes. This JEDEC test PCB is not necessarily representative of the DLPC3470 controller PCB; the reported thermal resistance may not be accurate in the actual product application. Although the actual thermal resistance may be different, it is the best information available during the design phase to estimate thermal performance. However, after the PCB is designed and the product is built, TI highly recommended that thermal performance be measured and validated.

To do this, measure the top center case temperature under the worse case product scenario (max power dissipation, max voltage, max ambient temperature) and validated not to exceed the maximum recommended case temperature (T<sub>c</sub>). This specification is based on the measured  $\varphi_{JT}$  for the DLPC3470 controller package and provides a relatively accurate correlation to junction temperature. Take care when measuring this case temperature to prevent accidental cooling of the package surface. TI recommends a small (approximately 40 gauge) thermocouple. The bead and thermocouple wire should contact the top of the package and be covered with a minimal amount of thermally conductive epoxy. The wires should be routed closely along the package and the board surface to avoid cooling the bead through the wires.



## 11.2 Layout Example

Figure 38. Layout Recommendation

DLPC3470 ZHCSI46B – APRIL 2018 – REVISED JUNE 2019 TEXAS INSTRUMENTS

www.ti.com.cn

## 12 器件和文档支持


## 12.1 器件支持

#### 12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 12.1.2 器件命名规则

## 12.1.2.1 器件标记



标记定义:

- 第1行: DLP® 器件名称: DLPC3470 器件名称 ID。
   SC: 焊球成分
   e1:表示含有 SnAgCu 的无铅焊球
   G8:表示含有锡-银-铜 (SnAgCu) 的无铅焊球,其中银含量
   不超过 1.5%,且模压混合物符合 TI 的"绿色环保"定义。
- 第 2 行: TI 部件号
   DLP® 器件名称: DLPC347x = x 代表 0 位器件名称 ID。
   R 表示 TI 器件版本字母,例如 A、B 或 C。
   XXX 表示器件封装标识符。
- 第**3**行: XXXXXXXXX-TT 制造商部件号
- 第4行: LLLLLLL.ZZZ 半导体晶圆的铸造批次代码以及无铅焊锡球标记
   LLLLLLLL: 制造批次号码
   ZZZ: 分离批次号码
- 第5行: PH YYWW ES: 封装组件信息
   PH: 制造工厂
   YYWW: 日期代码(YY = 年:: WW = 周)

#### 注

- 1. 工程原型样品则在 TI 部件号之后加 X 后缀表示。例如: 2512737-0001X。
- 2. 有关相关部件号的 DLPC347x 在支持的 DMD 上的分辨率,请参见Table 2。

TEXAS INSTRUMENTS

www.ti.com.cn

器件支持 (接下页)

12.1.3 视频时序参数定义

每帧有效扫描行数 (ALPF) 定义一帧中包含可显示数据的行数: ALPF 是每帧总行数 (TLPF) 的子集。

每行有效像素 (APPL) 定义包含可显示数据的一行中的像素时钟数: APPL 是每行总像素 (TPPL) 的子集。

水平后沿 (HBP) 消隐 水平同步之后,第一个有效像素之前的消隐像素时钟数量。注意: HBP 时间参考各自同步 信号的前缘(有效)边沿。

水平前沿 (HFP) 消隐 最后一个有效时钟之后,水平同步之前的消隐像素时钟的数量。

水平同步 (HS) 定义水平间隔(行)开始的时序基准点。绝对基准点由 HS 信号的有效边沿定义。有效边沿(源定义的上升沿或下降沿)是测量所有水平消隐参数的基准。


每帧总行数 (TLPF) 以行数定义垂直扫描时间(帧时间): TLPF = 每帧总行数(有效和无效行)。

每行总像素 (TPPL) 以像素时钟数定义水平行扫描时间: TPPL = 每行总像素时钟数(有效和无效像素时钟)

垂直同步 (VS) 定义垂直间隔(帧)开始的时序基准点。这个绝对基准点由 VS 信号的有效边沿定义。有效边沿 (源定义的上升沿或下降沿)是测量所有垂直消隐参数的基准。

垂直后沿 (VBP) 消隐 垂直同步的前沿之后,第一个有效行之前的消隐行的数量。

垂直前沿 (VFP) 消隐 最后一个有效行之后,垂直同步的前沿之前的消隐行的数量。



#### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 商标

IntelliBright, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### DLPC3470 ZHCSI46B – APRIL 2018 – REVISED JUNE 2019



## 12.5 静电放电警告

这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损 伤。

# 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且 不会对此文档进行修订。如需获取此数据表的浏览器版本, 请查阅左侧的导航栏。



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DLPC3470CZEZ	ACTIVE	NFBGA	ZEZ	201	119	RoHS & Green	SNAGCU	Level-3-260C-168 HR	-30 to 85	(DLPC3470 G8, DLP C3470 G8) DLPC3470CZEZ ECP292548C-10G	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

26-May-2021


# **ZEZ0201A**



# PACKAGE OUTLINE

# NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




# ZEZ0201A

# **EXAMPLE BOARD LAYOUT**

# NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

 Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).




# ZEZ0201A

# **EXAMPLE STENCIL DESIGN**

# NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司