

www.ti.com

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

ADC08D1020 Low Power, 8-Bit, Dual 1.0 GSPS or Single 2.0 GSPS A/D Converter

Check for Samples: ADC08D1020

FEATURES

- Single +1.9V ±0.1V Operation
- Interleave Mode for 2x Sample Rate
- Multiple ADC Synchronization Capability
- Adjustment of Input Full-Scale Range, Offset, and Clock Phase Adjust
- Choice of SDR or DDR Output Clocking
- 1:1 or 1:2 Selectable Output Demux
- Second DCLK Output
- **Duty Cycle Corrected Sample Clock**
- **Test Pattern**

APPLICATIONS

- **Direct RF Down Conversion**
- **Digital Oscilloscopes**
- Satellite Set-top Boxes
- **Communications Systems** .
- **Test Instrumentation**

KEY SPECIFICATIONS

- **Resolution: 8 Bits**
- Max Conversion Rate: 1 GSPS (min)
- Code Error Rate: 10–18 (typ)
- ENOB @ 498 MHz Input (Normal Mode): 7.4 Bits (typ)
- DNL: ±0.15 LSB (typ)
- **Power Consumption**
 - Operating in Non-Demux Output: 1.6 W (typ)
 - Operating in 1:2 Demux Output: 1.7 W (typ)
 - Power Down Mode: 3.5 mW (typ)

DESCRIPTION

The ADC08D1020 is a dual, low power, high performance, CMOS analog-to-digital converter that builds upon the ADC08D1000 platform. The ADC08D1020 digitizes signals to 8 bits of resolution at sample rates up to 1.3 GSPS. It has expanded features compared to the ADC08D1000, which include a test pattern output for system debug, a clock phase adjust. and selectable output demultiplexer modes. Consuming a typical 1.6 Watts in non-demultiplex mode at 1 GSPS from a single 1.9 Volt supply, this device is ensured to have no missing codes over the full operating temperature range. The unique folding and interpolating architecture, the fully differential comparator design, the innovative design of the internal sample-and-hold amplifier and the calibration schemes enable a very flat response of all dynamic parameters beyond Nyquist, producing a high 7.4 Effective Number of Bits (ENOB) with a 498 MHz input signal and a 1 GHz sample rate while providing a 10⁻¹⁸ Code Error Rate (C.E.R.) Output formatting is offset binary and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V.

Each converter has a selectable output demultiplexer which feeds two LVDS buses. If the 1:2 demultiplexed mode is selected, the output data rate is reduced to half the input sample rate on each bus. When non-demultiplexed mode is selected, that output data rate on channels DI and DQ are at the same rate as the input sample clock. The two converters can be interleaved and used as a single 2 GSPS ADC.

The converter typically consumes less than 3.5 mW in the Power Down Mode and is available in a leaded or lead-free 128-lead, thermally enhanced, exposed pad, HLQFP and operates over the Industrial (-40°C $\leq T_A \leq +85^{\circ}C$) temperature range.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013



www.ti.com


Block Diagram





www.ti.com

Pin Configuration



NOTE

The exposed pad on the bottom of the package must be soldered to a ground plane to ensure rated performance.

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

www.ti.com

NSTRUMENTS

Texas

Table 1. PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS

Pin No.	Symbol	Equivalent Circuit	Description
3	OutV / SCLK		Output Voltage Amplitude and Serial Interface Clock. Tie this pin high for normal differential DCLK and data amplitude. Ground this pin for a reduced differential output amplitude and reduced power consumption. See The LVDS Outputs. When the extended control mode is enabled, this pin functions as the SCLK input which clocks in the serial data. See NORMAL/EXTENDED CONTROL for details on the extended control mode. See THE SERIAL INTERFACE for description of the serial interface.
29	PDQ	GND	Power Down Pins. A logic high on the PD pin puts the entire device into the Power Down Mode.
4	OutEdge / DDR / SDATA	GND GND VA 50k 200k B pF JDDR SDATA VA VA	DCLK Edge Select, Double Data Rate Enable and Serial Data Input. This input sets the output edge of DCLK+ at which the output data transitions. (See OutEdge and Demultiplex Control Setting). When this pin is floating or connected to 1/2 the supply voltage, DDR clocking is enabled. When the extended control mode is enabled, this pin functions as the SDATA input. See NORMAL/EXTENDED CONTROL for details on the extended control mode. See THE SERIAL INTERFACE for description of the serial interface.
15	DCLK_RST / DCLK_RST+		DCLK Reset. When single-ended DCLK_RST is selected by floating or setting pin 52 logic high, a positive pulse on this pin is used to reset and synchronize the DCLK outputs of multiple converters. See MULTIPLE ADC SYNCHRONIZATION for detailed description. When differential DCLK_RST is selected by setting pin 52 logic low, this pin receives the positive polarity of a differential pulse signal used to reset and synchronize the DCLK outputs of multiple converters.
26	PD		A logic high on the PDQ pin puts only the "Q" ADC into the Power Down mode.
30	CAL	GND	Calibration Cycle Initiate. A minimum 1280 input clock cycles logic low followed by a minimum of 1280 input clock cycles high on this pin initiates the calibration sequence. See Calibration for an overview of calibration and On-Command Calibration for a description of on-command calibration.
14	FSR/ALT_ECE/ DCLK_RST-	VA 50k 200k 50k 8 pF	Full Scale Range Select, Alternate Extended Control Enable and DCLK_RST This pin has three functions. It can conditionally control the ADC full-scale voltage, enable the extended control mode, or become the negative polarity signal of a differential pair in differential DCLK_RST mode. If pin 52 and pin 41 are floating or at logic high, this pin can be used to set the full-scale-range or can be used as an alternate extended control enable pin . When used as the FSR pin, a logic low on this pin sets the full-scale differential input range to a reduced V _{IN} input level. A logic high on this pin sets the full-scale differential input range to a higher V _{IN} input level. See Converter Electrical Characteristics. To enable the extended control mode, whereby the serial interface and control registers are employed, allow this pin to float or connect it to a voltage equal to V _A /2. See NORMAL/EXTENDED CONTROL for information on the extended control mode. Note that pin 41 overrides the extended control enable of this pin. When pin 52 is held at logic low, this pin acts as the DCLK_RST- pin. When in differential DCLK_RST mode, there is no pin-controlled FSR and the full-scale-range is defaulted to the higher V _{IN} input level.

4

Copyright © 2007–2013, Texas Instruments Incorporated



www.ti.com

Table 1. PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS (continued)

in Functions					
Pin No.	Symbol	Equivalent Circuit	Description		
127	CalDly / DES / SCS	VA 50k GND	Calibration Delay, Dual Edge Sampling and Serial Interface Chip Select. With a logic high or low on pin 14, this pin functions as Calibration Delay and sets the number of input clock cycles after power up before calibration begins (See Calibration). With pin 14 floating, this pin acts as the enable pin for the serial interface input and the CalDly value becomes "0" (short delay with no provision for a long power- up calibration delay). When this pin is floating or connected to a voltage equal to $V_A/2$, DES (Dual Edge Sampling) mode is selected where the "I" input is sampled at twice the input clock rate and the "Q" input is ignored. See Dual-Edge Sampling.		
18 19	CLK+ CLK-	VA AGND VA SOK VBIAS AGND	LVDS Clock input pins for the ADC. The differential clock signal must be a.c. coupled to these pins. The input signal is sampled on the falling edge of CLK+. See Acquiring the Input for a description of acquiring the input and THE CLOCK INPUTS for an overview of the clock inputs.		
11 10 22 23	V _{IN} I+ V _{IN} I- V _{IN} Q+ V _{IN} Q-	VA Solv AGND VCMO Control from VCMO VA Control from VCMO AGND	Analog signal inputs to the ADC. The differential full-scale input range of this input is programmable using the FSR pin 14 in normal mode and the Input Full-Scale Voltage Adjust register in the extended control mode. Refer to the V _{IN} specification in the Converter Electrical Characteristics for the full-scale input range in the normal mode. Refer to REGISTER DESCRIPTION for the full-scale input range in the extended control mode.		
7	V _{CMO}	VA 200k B pF GND	Common Mode Voltage. This pin is the common mode output in d.c. coupling mode and also serves as the a.c. coupling mode select pin. When d.c. coupling is used, the voltage output at this pin is required to be the common mode input voltage at V_{IN} + and V_{IN} - when d.c. coupling is used. This pin should be grounded when a.c. coupling is used at the analog inputs. This pin is capable of sourcing or sinking 100 µA. See THE ANALOG INPUT.		

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

www.ti.com

STRUMENTS

EXAS

Table 1. PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS (continued)

Pin Functions					
Pin No.	Symbol	Equivalent Circuit	Description		
31	V _{BG}	V _A	Bandgap output voltage capable of 100 μA source/sink and can drive a load up to 80 pF.		
126	CalRun		Calibration Running indication. This pin is at a logic high when calibration is running.		
32	R _{EXT}	VA GND	External bias resistor connection. Nominal value is 3.3 k Ω (±0.1%) to ground. See Calibration.		
34 35	Tdiode_P Tdiode_N	Tdiode_P	Temperature Diode Positive (Anode) and Negative (Cathode). These pins may be used for die temperature measurements, however no specified accuracy is implied or ensured. Noise coupling from adjacent output data signals has been shown to affect temperature measurements using this feature. See Thermal Management.		
41	ECE	VA FS (PIN 14)	Extended Control Enable. This pin always enables and disables Extended Control Enable. When this pin is set logic high, the extended control mode is inactive and all control of the device must be through control pins only . When it is set logic low, the extended control mode is active. This pin overrides the Extended Control Enable signal set using pin 14.		
52	DRST_SEL	VA 10k IF GND	DCLK_RST select. This pin selects whether the DCLK is reset using a single-ended or differential signal. When this pin is floating or logic high, the DCLK_RST operation is single- ended and pin 14 functions as FSR/ALT_ECE. When this pin is logic low, the DCLK_RST operation becomes differential with functionality on pin 15 (DCLK_RST+) and pin 14 (DCLK_RST-). When in differential DCLK_RST mode, there is no pin-controlled FSR and the full-scale-range is defaulted to the higher V _{IN} input level. When pin 41 is set logic low, the extended control mode is active and the Full-Scale Voltage Adjust registers can be programmed.		



www.ti.com

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

Table 1. PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS (continued)

Pin Function	Pin Functions					
Pin No.	Symbol	Equivalent Circuit	Description			
83 / 78 84 / 77 85 / 76 86 / 75 89 / 72 90 / 71 91 / 70 92 / 69 93 / 68 94 / 67 95 / 66 96 / 65 100 / 61 101 / 60 102 / 59 103 / 58	DI7- / DQ7- DI7+ / DQ7+ DI6- / DQ6- DI6+ / DQ6+ DI5- / DQ5- DI5+ / DQ5+ DI4- / DQ4- DI4+ / DQ4+ DI3- / DQ3- DI3+ / DQ3+ DI3+ / DQ2- DI2+ / DQ2- DI2+ / DQ2+ DI1- / DQ1- DI1+ / DQ1+ DI0- / DQ0- DI0+ / DQ0+		I and Q channel LVDS Data Outputs that are not delayed in the output demultiplexer. Compared with the DId and DQd outputs, these outputs represent the later time samples. These outputs should always be terminated with a 100 Ω differential resistor.			
104 / 57 $105 / 56$ $106 / 55$ $107 / 54$ $111 / 50$ $112 / 49$ $113 / 48$ $114 / 47$ $115 / 46$ $116 / 45$ $117 / 44$ $118 / 43$ $122 / 39$ $123 / 38$ $124 / 37$ $125 / 36$	DId7- / DQd7- DId7+ / DQd7+ DId6- / DQd6- DId6+ / DQd5- DId5- / DQd5- DId5+ / DQd5+ DId4- / DQd4- DId4- / DQd4- DId4- / DQd3- DId3- / DQd3- DId3+ / DQd3- DId2- / DQd2- DId2+ / DQd1- DId1- / DQd1- DId0- / DQd0- DId0+ / DQd0+		I and Q channel LVDS Data Outputs that are delayed by one CLK cycle in the output demultiplexer. Compared with the DI/DQ outputs, these outputs represent the earlier time sample. These outputs should be terminated with a 100 Ω differential resistor when enabled. In non-demultiplexed mode, these outputs are disabled and are high impedance when enabled. When disabled, these outputs must be left floating.			
79 80	OR+/DCLK2+ OR-/DCLK2-	DR GND	Out Of Range output. A differential high at these pins indicates that the differential input is out of range (outside the range $\pm V_{IN}/2$ as programmed by the FSR pin in non-extended control mode or the Input Full-Scale Voltage Adjust register setting in the extended control mode). DCLK2 is the exact mirror of DCLK and should output the same signal at the same rate.			
82 81	DCLK+ DCLK-		Data Clock. Differential Clock outputs used to latch the output data. Delayed and non-delayed data outputs are supplied synchronous to this signal. In 1:2 demultiplexed mode, this signal is at 1/2 the input clock rate in SDR mode and at 1/4 the input clock rate in the DDR mode. By default, the DCLK outputs are not active during the termination resistor trim section of the calibration cycle. If a system requires DCLK to run continuously during a calibration cycle, the termination resistor trim portion of the cycle can be disabled by setting the Resistor Trim Disable (RTD) bit to logic high in the Extended Configuration Register (address 9h). This disables all subsequent termination resistor trims after the initial trim which occurs during the power on calibration. Therefore, this output is not recommended as a system clock unless the resistor trim is disabled. When the device is in the non-demultiplexed mode, DCLK can only be in DDR mode and the signal is at 1/2 the input clock rate.			
2, 5, 8, 13, 16, 17, 20, 25, 28, 33, 128	V _A		Analog power supply pins. Bypass these pins to ground.			
40, 51, 62, 73, 88, 99, 110, 121	V _{DR}		Output Driver power supply pins. Bypass these pins to DR GND.			
1, 6, 9, 12, 21, 24, 27	GND		Ground return for V _A .			

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

Table 1. PIN DESCRIPTIONS AND EQUIVALENT CIRCUITS (continued)

Pin Functions					
Pin No.	Symbol	Equivalent Circuit	Description		
42, 53, 64, 74, 87, 97, 108, 119	DR GND		Ground return for V _{DR} .		
63, 98, 109, 120	NC		No Connection. Make no connection to these pins.		



8

Submit Documentation Feedback

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.





www.ti.com

Absolute Maximum Ratings⁽¹⁾⁽²⁾⁽³⁾

Supply Voltage (V _A , V _{DR})		2.2V
Supply Difference V _{DR} - V _A		0V to 100 mV
Voltage on Any Input Pin (Except V _{IN} +, V _{IN} -)		-0.15V to (V _A +0.15V)
Voltage on V _{IN} +, V _{IN} - (Maintaining Common Mode)		-0.15 to 2.5V
Ground Difference GND - DR GND		0V to 100 mV
Input Current at Any Pin ⁽⁴⁾		±25 mA
Package Input Current ⁽⁴⁾		±50 mA
Power Dissipation at T _A ≤ 85°C		2.3 W
ESD Susceptibility ⁽⁵⁾	Human Body Model	2500V
	Machine Model	250V
	Charged Device Model	1000V
Storage Temperature		−65°C to +150°C

(1) All voltages are measured with respect to GND = DR GND = 0V, unless otherwise specified.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. There is no specification of operation at the Absolute Maximum Ratings. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications

(4) When the input voltage at any pin exceeds the power supply limits (that is, less than GND or greater than V_A), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two. This limit is not placed upon the power, ground and digital output pins.

(5) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO Ohms. Charged device model simulates a pin slowly acquiring charge (such as from a device sliding down the feeder in an automated assembler) then rapidly being discharged.

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

www.ti.com

Operating Ratings⁽¹⁾⁽²⁾

−40°C ≤ T _A ≤ +85°C
+1.8V to +2.0V
+1.8V to V _A
V _{CMO} ± 50 mV
0V to 2.15V (100% duty cycle) 0V to 2.5V (10% duty cycle)
0V
0V to V _A
0.4V _{P-P} to 2.0V _{P-P}

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. There is no specification of operation at the Absolute Maximum Ratings. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) All voltages are measured with respect to GND = DR GND = 0V, unless otherwise specified.

Package Thermal Resistance⁽¹⁾

Package	θ _{JA}	θ _{JC} Top of Package	θ _{JC} Thermal Pad
128-Lead, HLQFP	26°C / W	10°C / W	2.8°C / W

(1) Soldering process must comply with Reflow Temperature Profile specifications. Refer to www.ti.com/packaging.



www.ti.com

Converter Electrical Characteristics

The following specifications apply after calibration for V_A = V_{DR} = 1.9V; OutV = 1.9V; V_{IN} FSR (a.c. coupled) = differential 870 mV_{P-P} ; $C_L = 10 \text{ pF}$; Differential, a.c. coupled Sine Wave Input Clock, $f_{CLK} = 1 \text{ GHz}$ at 0.5 V_{P-P} with 50% duty cycle; $V_{BG} = 1 \text{ GHz}$ Floating; Non-Extended Control Mode; SDR Mode; R_{EXT} = 3300 Ω ±0.1%; Analog Signal Source Impedance = 100 Ω Differential; 1:2 Output Demultiplex; Duty Cycle Stabilizer on. Boldface limits apply for T_A = T_{MIN} to T_{MAX}. All other limits T_A = 25°C, unless otherwise noted.⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Typical	Limits (3)	Units (Limits)
STATIC CON	VERTER CHARACTERISTICS				
INL	Integral Non-Linearity (Best fit)	DC Coupled, 1 MHz Sine Wave Overanged	±0.3	±0.9	LSB (max)
DNL	Differential Non-Linearity	DC Coupled, 1 MHz Sine Wave Overanged	±0.15	±0.6	LSB (max)
	Resolution with No Missing Codes			8	Bits
V _{OFF}	Offset Error		-0.45		LSB (min) LSB (max)
V _{OFF} _ADJ	Input Offset Adjustment Range	Extended Control Mode	±45		mV
PFSE	Positive Full-Scale Error	See ⁽⁴⁾		<u>+25</u>	mV (max)
NFSE	Negative Full-Scale Error	See ⁽⁴⁾		±25	mV (max)
FS_ADJ	Full-Scale Adjustment Range	Extended Control Mode	±20	±15	%FS
NORMAL MO	DE (Non DES) DYNAMIC CONVERT	ER CHARACTERISTICS, 1:2 DEMUX I	NODE		
FPBW	Full Power Bandwidth	Normal Mode	2.0		GHz
C.E.R.	Code Error Rate		10 ⁻¹⁸		Error/Sample
	Gain Flatness	d.c. to 498 MHz	±0.8		dBFS
		d.c. to 1 GHz	±1.0		dBFS
ENOB	Effective Number of Bits	$f_{IN} = 248 \text{ MHz}, \text{ V}_{IN} = \text{FSR} - 0.5 \text{ dB}$	7.4	7.0	Bits (min)
LINOB		f_{IN} = 498 MHz, V_{IN} = FSR – 0.5 dB	7.4	7.0	Bits (min)
SINAD	Signal-to-Noise Plus Distortion Ratio	f_{IN} = 248 MHz, V_{IN} = FSR – 0.5 dB	46.5	43.9	dB (min)
SINAD		f_{IN} = 498 MHz, V_{IN} = FSR – 0.5 dB	46.5	43.9	dB (min)
SNR	Signal to Naisa Datia	$f_{IN} = 248 \text{ MHz}, \text{ V}_{IN} = \text{FSR} - 0.5 \text{ dB}$	46.8	45.1	dB (min)
SINK	Signal-to-Noise Ratio	f_{IN} = 498 MHz, V_{IN} = FSR – 0.5 dB	46.8	45.1	dB (min)
THD	Total Harmonic Distortion	f_{IN} = 248 MHz, V_{IN} = FSR – 0.5 dB	-58	-50	dB (max)
		f_{IN} = 498 MHz, V_{IN} = FSR - 0.5 dB	-58	-50	dB (max)
2nd Harm	Second Harmonic Distortion	$f_{IN} = 248 \text{ MHz}, \text{ V}_{IN} = \text{FSR} - 0.5 \text{ dB}$	-63		dB
		f_{IN} = 498 MHz, V_{IN} = FSR - 0.5 dB	-63		dB
3rd Harm	Third Harmonic Distortion	$f_{IN} = 248 \text{ MHz}, \text{ V}_{IN} = \text{FSR} - 0.5 \text{ dB}$	-65		dB
		f_{IN} = 498 MHz, V_{IN} = FSR - 0.5 dB	-65		dB
SFDR	Spurious-Free dynamic Range	f_{IN} = 248 MHz, V_{IN} = FSR - 0.5 dB	58	50	dB (min)
		$f_{IN} = 498 \text{ MHz}, \text{ V}_{IN} = \text{FSR} - 0.5 \text{ dB}$	58	50	dB (min)
IMD	Intermodulation Distortion		-50		dB
	Out of Range Output Code	$(V_{IN}+) - (V_{IN}-) > +$ Full Scale		255	
	(In addition to OR Output high)	$(V_{IN}+) - (V_{IN}-) < -$ Full Scale		0	

The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this (1) device. See Figure 1

To ensure accuracy, it is required that V_A and V_{DR} be well bypassed. Each supply pin must be decoupled with separate bypass capacitors. Additionally, achieving rated performance requires that the backside exposed pad be well grounded. Typical figures are at $T_A = 25^{\circ}$ C, and represent most likely parametric norms. Test limits are specified to TI's AOQL (Average Outgoing (2)

(3) Quality Level).

Calculation of Full-Scale Error for this device assumes that the actual reference voltage is exactly its nominal value. Full-Scale Error for (4)this device, therefore, is a combination of Full-Scale Error and Reference Voltage Error. See Figure 3. For relationship between Gain Error and Full-Scale Error, see Specification Definitions for Gain Error.



www.ti.com

Converter Electrical Characteristics (continued)

The following specifications apply after calibration for $V_A = V_{DR} = 1.9V$; OutV = 1.9V; V_{IN} FSR (a.c. coupled) = differential 870 mV_{P-P}; $C_L = 10$ pF; Differential, a.c. coupled Sine Wave Input Clock, $f_{CLK} = 1$ GHz at 0.5 V_{P-P} with 50% duty cycle; $V_{BG} =$ Floating; Non-Extended Control Mode; SDR Mode; $R_{EXT} = 3300 \Omega \pm 0.1\%$; Analog Signal Source Impedance = 100 Ω Differential; 1:2 Output Demultiplex; Duty Cycle Stabilizer on. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**. All other limits T_A = 25°C, unless otherwise noted.⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Typical	Limits (3)	Units (Limits)
NORMAL MC	DDE (Non DES) DYNAMIC CONVERTE	ER CHARACTERISTICS, 1:1 DEMUX I	NODE		
		f _{IN} = 248 MHz, V _{IN} = FSR - 0.5 dB	7.3		Bits
ENOB	Effective Number of Bits	f _{IN} = 498 MHz, V _{IN} = FSR - 0.5 dB	7.3		Bits
	Signal-to-Noise Plus Distortion	f _{IN} = 248 MHz, V _{IN} = FSR - 0.5 dB	45.7		dB
SINAD	Ratio	f _{IN} = 498 MHz, V _{IN} = FSR - 0.5 dB	45.7		dB
		f _{IN} = 248 MHz, V _{IN} = FSR - 0.5 dB	46		dB
SNR	Signal-to-Noise Ratio	$f_{IN} = 498 \text{ MHz}, \text{ V}_{IN} = \text{FSR} - 0.5 \text{ dB}$	46		dB
	Total Harmonia Distantian	$f_{IN} = 248 \text{ MHz}, \text{ V}_{IN} = \text{FSR} - 0.5 \text{ dB}$	-57		dB
THD	Total Harmonic Distortion	f _{IN} = 498 MHz, V _{IN} = FSR - 0.5 dB	-57		dB
		$f_{IN} = 248 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	-63		dB
2nd Harm	Second Harmonic Distortion	f _{IN} = 498 MHz, V _{IN} = FSR - 0.5 dB	-63		dB
	Third Homeonic Distortion	$f_{IN} = 248 \text{ MHz}, \text{ V}_{IN} = \text{FSR} - 0.5 \text{ dB}$	-64		dB
3rd Harm	Third Harmonic Distortion	$f_{IN} = 498 \text{ MHz}, \text{ V}_{IN} = \text{FSR} - 0.5 \text{ dB}$	-64		dB
	Courieure France durantia Decesa	$f_{IN} = 248 \text{ MHz}, V_{IN} = \text{FSR} - 0.5 \text{ dB}$	57		dB
SFDR	Spurious-Free dynamic Range	f _{IN} = 498 MHz, V _{IN} = FSR - 0.5 dB	57		dB
NTERLEAVE	E MODE (DES Pin 127=Float) - DYNAI	MIC CONVERTER CHARACTERISTIC	S, 1:4 DEMU	K MODE	
-PBW	Full Power Bandwidth	Dual Edge Sampling Mode	1.3		GHz
ENOB	Effective Number of Bits	f _{IN} = 498 MHz, V _{IN} = FSR - 0.5 dB	7.3	6.7	Bits (min)
SINAD	Signal to Noise Plus Distortion Ratio	f _{IN} = 498 MHz, V _{IN} = FSR − 0.5 dB	46	42.1	dB
SNR	Signal to Noise Ratio	f _{IN} = 498 MHz, V _{IN} = FSR − 0.5 dB	46.3	43.8	dB (min)
THD	Total Harmonic Distortion	f _{IN} = 498 MHz, V _{IN} = FSR - 0.5 dB	-58	-47	dB (max)
2nd Harm	Second Harmonic Distortion	f _{IN} = 498 MHz, V _{IN} = FSR - 0.5 dB	-58		dB
Brd Harm	Third Harmonic Distortion	f _{IN} = 498 MHz, V _{IN} = FSR - 0.5 dB	-66		dB
SFDR	Spurious Free Dynamic Range	f _{IN} = 498 MHz, V _{IN} = FSR − 0.5 dB	57	47	dB (min)
ANALOG INF	PUT AND REFERENCE CHARACTERI				
				580	mV _{P-P} (min)
	Full Scale Analog Differential Input	FSR pin 14 Low	650	720	mV _{P-P} (max)
/ _{IN}	Range			800	mV _{P-P} (min)
		FSR pin 14 High	870	940	mV _{P-P} (max)
,				V _{смо} – 0.05	V (min)
/ _{СМІ}	Common Mode Input Voltage		V _{CMO}	V _{CMO} + 0.05	V (max)
	Analog Input Capacitance,	Differential	0.02		pF
~	Normal operation ⁽⁵⁾⁽⁶⁾	Each input pin to ground	1.6		pF
Sin	Analog Input Capacitance,	Differential	0.08		pF
	DES Mode ⁽⁵⁾⁽⁶⁾	Each input pin to ground	2.2		pF
	Differential Input Desistance		100		Ω (min)
R _{IN}	Differential Input Resistance		100		Ω (max)

(5) The analog and clock input capacitances are die capacitances only. Additional package capacitances of 0.65 pF differential and 0.95 pF each pin to ground are isolated from the die capacitances by lead and bond wire inductances.

(6) This parameter is specified by design and is not tested in production.



www.ti.com

Converter Electrical Characteristics (continued)

The following specifications apply after calibration for $V_A = V_{DR} = 1.9V$; OutV = 1.9V; V_{IN} FSR (a.c. coupled) = differential 870 mV_{P-P}; $C_L = 10$ pF; Differential, a.c. coupled Sine Wave Input Clock, $f_{CLK} = 1$ GHz at 0.5 V_{P-P} with 50% duty cycle; $V_{BG} =$ Floating; Non-Extended Control Mode; SDR Mode; $R_{EXT} = 3300 \Omega \pm 0.1\%$; Analog Signal Source Impedance = 100 Ω Differential; 1:2 Output Demultiplex; Duty Cycle Stabilizer on. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**. All other limits T_A = 25°C, unless otherwise noted.⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Typical	Limits	Units (Limits)
ANALOG OU	TPUT CHARACTERISTICS	·		· · ·	
V _{CMO}	Common Mode Output Voltage	I _{CMO} = ±100 μA	1.26	0.95	V (min)
♥ CMO	Common Mode Output Voltage		1.20	1.45	V (max)
TC V _{CMO}	Common Mode Output Voltage Temperature Coefficient	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	118		ppm/°C
V _{CMO LVL}	V_{CMO} input threshold to set DC	V _A = 1.8V	0.60		V
♥CMO_LVL	Coupling mode $V_A = 2.0V$ Maximum V_{CMO} load Capacitance	V _A = 2.0V	0.66		V
$C_{LOAD} V_{CMO}$	Maximum V_{CMO} load Capacitance			80	pF
V _{BG}	Bandgap Reference Output Voltage	I _{BG} = ±100 μA	1.26	1.20	V (min)
VBG		IBG - ±100 μΛ	1.20	1.33	V (max)
TC V _{BG}	Bandgap Reference Voltage Temperature Coefficient	$T_A = -40^{\circ}C$ to +85°C, $I_{BG} = \pm 100 \ \mu A$	28		ppm/°C
$C_{LOAD} V_{BG}$	Maximum Bandgap Reference load Capacitance			80	pF
CHANNEL-TO	D-CHANNEL CHARACTERISTICS				
	Offset Match		1		LSB
	Positive Full-Scale Match	Zero offset selected in Control Register	1		LSB
	Negative Full-Scale Match	Zero offset selected in Control Register	1		LSB
	Phase Matching (I, Q)	f _{IN} = 1.0 GHz	< 1		Degree
X-TALK	Crosstalk from I (Aggressor) to Q (Victim) Channel	Aggressor = 867 MHz F.S. Victim = 100 MHz F.S.	-65		dB
X-TALK	Crosstalk from Q (Aggressor) to I (Victim) Channel	Aggressor = 867 MHz F.S. Victim = 100 MHz F.S.	-65		dB
LVDS CLK In	put Characteristics (Typical specs al	so apply to DCLK_RST)			
		Sine Wave Cleak	0.6	0.4	V _{P-P} (min)
N /	D''' and the land have	Sine Wave Clock	0.6	2.0	V _{P-P} (max)
V _{ID}	Differential Clock Input Level			0.4	V _{P-P} (min)
		Square Wave Clock	0.6	2.0	V _{P-P} (max)
V _{OSI}	Input Offset Voltage		1.2		V
	Input Capacitance ⁽⁷⁾⁽⁸⁾	Differential	0.02		pF
C _{IN}		Each input to ground	1.5		pF
DIGITAL CON	ITROL PIN CHARACTERISTICS				
V	Logio High Input Voltage	OutV, DCLK_RST, PD, PDQ, CAL		0.69 x V _A	\/ (min)
V _{IH}	Logic High Input Voltage	OutEdge, FSR, CalDly		0.79 x V _A	V (min)
		OutV, DCLK_RST, PD, PDQ, CAL		0.28 x V _A	\/ (may)
V _{IL}	Logic Low Input Voltage	OutEdge, FSR, CalDly		0.21 x V _A	V (max)
C _{IN}	Input Capacitance ⁽⁸⁾⁽⁹⁾	Each input to ground	1.2		pF

(7) The analog and clock input capacitances are die capacitances only. Additional package capacitances of 0.65 pF differential and 0.95 pF each pin to ground are isolated from the die capacitances by lead and bond wire inductances.

(8) This parameter is specified by design and is not tested in production.

(9) The digital control pin capacitances are die capacitances only. Additional package capacitance of 1.6 pF each pin to ground are isolated from the die capacitances by lead and bond wire inductances.



www.ti.com

Converter Electrical Characteristics (continued)

The following specifications apply after calibration for $V_A = V_{DR} = 1.9V$; OutV = 1.9V; V_{IN} FSR (a.c. coupled) = differential 870 mV_{P-P}; $C_L = 10$ pF; Differential, a.c. coupled Sine Wave Input Clock, $f_{CLK} = 1$ GHz at 0.5 V_{P-P} with 50% duty cycle; $V_{BG} =$ Floating; Non-Extended Control Mode; SDR Mode; $R_{EXT} = 3300 \Omega \pm 0.1\%$; Analog Signal Source Impedance = 100 Ω Differential; 1:2 Output Demultiplex; Duty Cycle Stabilizer on. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**. All other limits T_A = 25°C, unless otherwise noted.⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Typical (3)	Limits (3)	Units (Limits)
DIGITAL OUT	PUT CHARACTERISTICS	<u>.</u>	1		
		Measured differentially, $OutV = V_A$, $V_{BG} = Floating$ ⁽¹⁰⁾	740	480 950	mV _{P-P} (min) mV _{P-P} (max)
V _{OD}	LVDS Differential Output Voltage	Measured differentially, OutV = GND, V_{BG} = Floating ⁽¹⁰⁾	560	320 720	mV _{P-P} (min) mV _{P-P} (max)
∆V _{O DIFF}	Change in LVDS Output Swing Between Logic Levels		±1		mV
V _{OS}	Output Offset Voltage See Figure 2	V_{BG} = Floating V_{BG} = $V_A^{(10)}$	800 1175		mV mV
ΔV _{OS}	Output Offset Voltage Change Between Logic Levels		±1		mV
l _{os}	Output Short Circuit Current	Output+ & Output- connected to 0.8V	±4		mA
Z _O	Differential Output Impedance		100		Ω
V _{OH}	CalRun H level output	I _{OH} = -400 μA ⁽¹¹⁾	1.65	1.5	V
V _{OL}	CalRun L level output	I _{OH} = 400 μA ⁽¹¹⁾	0.15	0.3	V
POWER SUP	PLY CHARACTERISTICS				
	Analog Supply Current	1:2 Demux Output PD = PDQ = Low PD = Low, PDQ = High PD = PDQ = High	697 460 1.7	788 523	mA (max) mA (max) mA
I _A		Non-demux Output PD = PDQ = Low PD = Low, PDQ = High PD = PDQ = High	712 464 1.5	803 530	mA (max) mA (max) mA
		1:2 Demux Output PD = PDQ = Low PD = Low, PDQ = High PD = PDQ = High	212 117 0.054	300 161	mA (max) mA (max) mA
I _{DR}	Output Driver Supply Current	Non-demux Output PD = PDQ = Low PD = Low, PDQ = High PD = PDQ = High	136 83.5 0.047	212 120	mA (max) mA (max) mA
		1:2 Demux Output PD = PDQ = Low PD = Low, PDQ = High PD = PDQ = High	1.7 1.0 3.3	2.06 1.3	W (max) W (max) mW
P _D	Power Consumption	Non-demux Output PD = PDQ = Low PD = Low, PDQ = High PD = PDQ = High	1.6 1.04 2.76	1.92 1.235	W (max) W (max) mW
PSRR1	D.C. Power Supply Rejection Ratio	Change in Full Scale Error with change in V_A from 1.8V to 2.0V	30		dB

(10) Tying V_{BG} to the supply rail will increase the output offset voltage (V_{OS}) by 400 mV (typical), as shown in the V_{OS} specification above. Tying V_{BG} to the supply rail will also affect the differential LVDS output voltage (V_{OD}), causing it to increase by 40 mV (typical).

(11) This parameter is specified by design and/or characterization and is not tested in production.



www.ti.com

Converter Electrical Characteristics (continued)

The following specifications apply after calibration for $V_A = V_{DR} = 1.9V$; OutV = 1.9V; V_{IN} FSR (a.c. coupled) = differential 870 mV_{P-P}; $C_L = 10$ pF; Differential, a.c. coupled Sine Wave Input Clock, $f_{CLK} = 1$ GHz at 0.5 V_{P-P} with 50% duty cycle; $V_{BG} =$ Floating; Non-Extended Control Mode; SDR Mode; $R_{EXT} = 3300 \Omega \pm 0.1\%$; Analog Signal Source Impedance = 100 Ω Differential; 1:2 Output Demultiplex; Duty Cycle Stabilizer on. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**. All other limits T_A = 25°C, unless otherwise noted.⁽¹⁾⁽²⁾

Symbol	Parameter	Conditi	Typical	Limits (3)	Units (Limits)		
AC ELECTRI	CAL CHARACTERISTICS						
4	Maximum Input Clock Fraguency	Normal Mode (non D Mode in 1:2 Demux	1.3	1.0	GHz (min)		
f _{CLK} (max)	Maximum Input Clock Frequency	Normal Mode (non D Mode in Non-demux			1.0	GHz (max)	
<i>ı</i>	Minimum Innut Clock Fraguenau	Normal Mode (non D	DES)	200		MHz	
f _{CLK} (min)	Minimum Input Clock Frequency	DES Mode		500		MHz	
		200 MHz ≤ f _{CLK} ≤ 1 ((Normal Mode) ⁽¹²⁾	GHz	50	20 80	% (min) % (max)	
	Input Clock Duty Cycle	. ,			20	% (min)	
		500 MHz ≤ f _{CLK} ≤ 1 ((DES Mode) ⁽¹²⁾	JHZ	50	80	% (max)	
t _{CL}	Input Clock Low Time	See ⁽¹³⁾		500	200	ps (min)	
t _{CH}	Input Clock High Time	See ⁽¹³⁾		500	200	ps (min)	
011		(12)			45	% (min)	
	DCLK Duty Cycle	See ⁽¹³⁾	50	55	% (max)		
t _{SR}	Setup Time DCLK_RST±	Differential DCLK_R	ST ⁽¹²⁾	90		ps	
t _{HR}	Hold Time DCLK_RST±	Differential DCLK_R		30		ps	
t _{PWR}	Pulse Width DCLK_RST±	See ⁽¹³⁾			4	CLK± Cycles (min)	
t _{LHT}	Differential Low-to-High Transition Time	10% to 90%, $C_L = 2$.	5 pF	150		ps	
t _{HLT}	Differential High-to-Low Transition Time	10% to 90%, $C_L = 2$.	5 pF	150		ps	
t _{OSK}	DCLK-to-Data Output Skew	50% of DCLK transit Data transition, SDR and DDR Mode, 0° I	Mode	±50		ps (max)	
t _{SU}	Data-to-DCLK Set-Up Time	DDR Mode, 90° DCL	-K ⁽¹³⁾	750		ps	
t _H	DCLK-to-Data Hold Time	DDR Mode, 90° DCL	-K ⁽¹³⁾	890		ps	
t _{AD}	Sampling (Aperture) Delay	Input CLK+ Fall to A Data	cquisition of	1.6		ns	
t _{AJ}	Aperture Jitter			0.4		ps (rms)	
t _{OD}	Input Clock-to Data Output Delay (in addition to Pipeline Delay)	50% of Input Clock t of Data transition	ransition to 50%	4.0		ns	
		DI Outputs			13		
		DId Outputs			14		
	Pipeline Delay (Latency) in 1:2		Normal Mode		13		
	Pipeline Delay (Latency) in 1:2 Demux Mode ⁽¹³⁾⁽¹⁴⁾	DQ Outputs	DES Mode		13.5	 Input Clock Cycles 	
		DQd Outputs	Normal Mode		14		
			DES Mode		14.5		
		DI Outputs			13		
	Pipeline Delay (Latency) in Non- Demux Mode ⁽¹³⁾⁽¹⁴⁾	DQ Outputs	Normal Mode		13	Input Clock Cycles	
			DES Mode		13.5		

(12) This parameter is specified by design and/or characterization and is not tested in production.

(13) This parameter is specified by design and is not tested in production.

(14) Each of the two converters of the ADC08D1020 has two LVDS output buses, which each clock data out at one half the sample rate. The data at each bus is clocked out at one half the sample rate. The second bus (D0 through D7) has a pipeline latency that is one Input Clock cycle less than the latency of the first bus (Dd0 through Dd7) in 1:2 demux mode.

Copyright © 2007–2013, Texas Instruments Incorporated



www.ti.com

Converter Electrical Characteristics (continued)

The following specifications apply after calibration for $V_A = V_{DR} = 1.9V$; OutV = 1.9V; V_{IN} FSR (a.c. coupled) = differential 870 mV_{P-P}; $C_L = 10$ pF; Differential, a.c. coupled Sine Wave Input Clock, $f_{CLK} = 1$ GHz at 0.5 V_{P-P} with 50% duty cycle; $V_{BG} =$ Floating; Non-Extended Control Mode; SDR Mode; $R_{EXT} = 3300 \Omega \pm 0.1\%$; Analog Signal Source Impedance = 100 Ω Differential; 1:2 Output Demultiplex; Duty Cycle Stabilizer on. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}**. All other limits T_A = 25°C, unless otherwise noted.⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Typical	Limits	Units (Limits)
	Over Range Recovery Time	Differential V _{IN} step from ±1.2V to 0V to get accurate conversion	1		Input Clock Cycle
	PD low to Rated Accuracy	Normal Mode ⁽¹³⁾	500		ns
t _{WU}	Conversion (Wake-Up Time)	DES Mode ⁽¹³⁾	1		μs
f _{SCLK}	Serial Clock Frequency	See ⁽¹³⁾	15		MHz
t _{SSU}	Serial Data to Serial Clock Rising Setup Time	See ⁽¹³⁾	2.5		ns (min)
t _{SH}	Serial Data to Serial Clock Rising Hold Time	See ⁽¹³⁾	1		ns (min)
t _{SCS}	CS to Serial Clock Rising Setup Time		2.5		ns
t _{HCS}	CS to Serial Clock Falling Hold Time		1.5		ns
	Serial Clock Low Time			26	ns (min)
	Serial Clock High Time			26	ns (min)
t _{CAL}	Calibration Cycle Time		1.4 x 10 ⁶		Clock Cycles
t _{CAL_L}	CAL Pin Low Time	See Figure 11 ⁽¹³⁾		1280	Clock Cycles (min)
t _{CAL_H}	CAL Pin High Time	SeeFigure 11 ⁽¹³⁾		1280	Clock Cycles (min)
•	Calibration delay determined by pin	CalDly = Low See Calibration, Figure 11 ⁽¹³⁾		2 ²⁶	Clock Cycles (max)
t _{CalDly}	127	CalDly = High See Calibration, Figure 11 ⁽¹³⁾		2 ³²	Clock Cycles (max)




Figure 1.



www.ti.com

Specification Definitions

APERTURE (SAMPLING) DELAY is the amount of delay, measured from the sampling edge of the Clock input, after which the signal present at the input pin is sampled inside the device.

APERTURE JITTER (t_{AJ}) is the variation in aperture delay from sample to sample. Aperture jitter shows up as input noise.

CODE ERROR RATE (C.E.R.) is the probability of error and is defined as the probable number of word errors on the ADC output per unit of time divided by the number of words seen in that amount of time. A C.E.R. of 10⁻¹⁸ corresponds to a statistical error in one word about every four (4) years.

CLOCK DUTY CYCLE is the ratio of the time that the clock waveform is at a logic high to the total time of one clock period.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB. Measured at sample rate = 500 MSPS with a 1MHz input sinewave.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion Ratio, or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

FULL POWER BANDWIDTH (FPBW) is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full-scale input.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated from Offset and Full-Scale Errors:

Positive Gain Error = Offset Error - Positive Full-Scale Error

Negative Gain Error = -(Offset Error - Negative Full-Scale Error)

Gain Error = Negative Full-Scale Error - Positive Full-Scale Error = Positive Gain Error + Negative Gain Error

INTEGRAL NON-LINEARITY (INL) is a measure of worst case deviation of the ADC transfer function from an ideal straight line drawn through the ADC transfer function. The deviation of any given code from this straight line is measured from the center of that code value step. The best fit method is used


INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the second and third order intermodulation products to the power in one of the original frequencies. IMD is usually expressed in dBFS.

LSB (LEAST SIGNIFICANT BIT) is the bit that has the smallest value or weight of all bits. This value is

 $V_{FS} / 2^N$

where V_{FS} is the differential full-scale amplitude V_{IN} as set by the FSR input and "n" is the ADC resolution in bits, and which is 8 for the ADC08D1020.

LOW VOLTAGE DIFFERENTIAL SIGNALING (LVDS) DIFFERENTIAL VOLTAGE (V_{ID} and V_{oD}) is two times the absolute value of the difference between the V_D + and V_D – signals; each measured with respect to Ground.





(1)



LVDS OUTPUT OFFSET VOLTAGE (V_{os}) is the midpoint between the D+ and D- pins output voltage with respect to ground, i.e., $[(V_D+) + (V_D-)]/2$.

MISSING CODES are those output codes that are skipped and will never appear at the ADC outputs. These codes cannot be reached with any input value.

MSB (MOST SIGNIFICANT BIT) is the bit that has the largest value or weight. Its value is one half of full scale.

NEGATIVE FULL-SCALE ERROR (NFSE) is a measure of how far the first code transition is from the ideal 1/2 LSB above a differential $-V_{IN}/2$. For the ADC08D1020 the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

OFFSET ERROR (V_{OFF}) is a measure of how far the mid-scale point is from the ideal zero voltage differential input.

Offset Error = Actual Input causing average of 8k samples to result in an average code of 127.5.

OUTPUT DELAY (t_{OD}) is the time delay (in addition to Pipeline Delay) after the falling edge of CLK+ before the data update is present at the output pins.

OVER-RANGE RECOVERY TIME is the time required after the differential input voltages goes from ±1.2V to 0V for the converter to recover and make a conversion with its rated accuracy.

PIPELINE DELAY (LATENCY) is the number of input clock cycles between initiation of conversion and when that data is presented to the output driver stage. New data is available at every clock cycle, but the data lags the conversion by the Pipeline Delay plus the t_{OD}.

POSITIVE FULL-SCALE ERROR (PFSE) is a measure of how far the last code transition is from the ideal 1-1/2 LSB below a differential $+V_{IN}/2$. For the ADC08D1020 the reference voltage is assumed to be ideal, so this error is a combination of full-scale error and reference voltage error.

POWER SUPPLY REJECTION RATIO (PSRR) can be one of two specifications. PSRR1 (DC PSRR) is the ratio of the change in full-scale error that results from a power supply voltage change from 1.8V to 2.0V. PSRR2 (AC PSRR) is a measure of how well an a.c. signal injected on the power supply is rejected from the output and is measured with a 248 MHz, 50 mV_{P-P} signal riding upon the power supply. It is the ratio of the output amplitude of that signal at the output to its amplitude on the power supply pin. PSRR is expressed in dB.

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal at the output to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio, expressed in dB, of the rms value of the input signal at the output to the rms value of all of the other spectral components below half the input clock frequency, including harmonics but excluding d.c.

SPURIOUS-FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal at the output and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input, excluding d.c.

TOTAL HARMONIC DISTORTION (THD) is the ratio expressed in dB, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

THD = 20 x log
$$\sqrt{\frac{A_{f2}^2 + \dots + A_{f10}^2}{A_{f1}^2}}$$

where

A_{f1} is the RMS power of the fundamental (output) frequency and A_{f2} through A_{f10} are the RMS power of the first 9 harmonic frequencies in the output spectrum.
 (2)

- Second Harmonic Distortion (2nd Harm) is the difference, expressed in dB, between the RMS power in the input frequency seen at the output and the power in its 2nd harmonic level at the output.

- Third Harmonic Distortion (3rd Harm) is the difference expressed in dB between the RMS power in the input frequency seen at the output and the power in its 3rd harmonic level at the output.



www.ti.com

EXAS



NSTRUMENTS




Figure 3. Input / Output Transfer Characteristic



www.ti.com

Timing Diagrams




Figure 4. ADC08D1020 Timing — SDR Clocking in 1:2 Demultiplexed Mode




Figure 5. ADC08D1020 Timing — DDR Clocking in 1:2 Demultiplexed and Normal Mode



www.ti.com

SNAS372D - NOVEMBER 2007 - REVISED MARCH 2013






Figure 6. ADC08D1020 Timing — DDR Clocking in Non-Demultiplexed and Normal Mode











SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

www.ti.com




Figure 9. Clock Reset Timing in SDR Mode with OUTEDGE Low





Figure 10. Clock Reset Timing in SDR Mode with OUTEDGE High








SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

www.ti.com

Typical Performance Characteristics

 $V_A = V_{DR} = 1.9V$, $f_{CLK} = 1000$ MHz, $f_{IN} = 498$ MHz, $T_A = 25^{\circ}$ C, I channel, 1:2 Demux Mode (1:1 Demux Mode has similar performance), unless otherwise stated.



SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

EXAS **ISTRUMENTS**

1.95


1500

FIN = 248 MHz

2000

2.00

www.ti.com



Typical Performance Characteristics (continued)

V_A = V_{DR} = 1.9V, f_{CLK} = 1000 MHz, f_{IN} = 498 MHz, T_A= 25°C, I channel, 1:2 Demux Mode (1:1 Demux Mode has similar performance), unless otherwise stated.

75

100




www.ti.com

SNAS372D - NOVEMBER 2007 - REVISED MARCH 2013



 $V_A = V_{DR} = 1.9V$, $f_{CLK} = 1000$ MHz, $f_{IN} = 498$ MHz, $T_A = 25^{\circ}C$, I channel, 1:2 Demux Mode (1:1 Demux Mode has similar performance), unless otherwise stated.



SNAS372D-NOVEMBER 2007-REVISED MARCH 2013


ÈXAS NSTRUMENTS

2000

100

1200

www.ti.com



V_A = V_{DR} = 1.9V, f_{CLK} = 1000 MHz, f_{IN} = 498 MHz, T_A= 25°C, I channel, 1:2 Demux Mode (1:1 Demux Mode has similar


Copyright © 2007-2013, Texas Instruments Incorporated



www.ti.com

Typical Performance Characteristics (continued)

 $V_A = V_{DR} = 1.9V$, $f_{CLK} = 1000$ MHz, $f_{IN} = 498$ MHz, $T_A = 25^{\circ}C$, I channel, 1:2 Demux Mode (1:1 Demux Mode has similar performance), unless otherwise stated.





www.ti.com

FUNCTIONAL DESCRIPTION

The ADC08D1020 is a versatile A/D Converter with an innovative architecture permitting very high speed operation. The controls available ease the application of the device to circuit solutions. Optimum performance requires adherence to the provisions discussed here and in the Applications Information Section.

While it is generally poor practice to allow an active pin to float, pins 4, 14 and 127 of the ADC08D1020 are designed to be left floating without jeopardy. In all discussions throughout this data sheet, whenever a function is called by allowing a control pin to float, connecting that pin to a potential of one half the V_A supply voltage will have the same effect as allowing it to float.

OVERVIEW

The ADC08D1020 uses a calibrated folding and interpolating architecture that achieves 7.4 effective bits. The use of folding amplifiers greatly reduces the number of comparators and power consumption. Interpolation reduces the number of front-end amplifiers required, minimizing the load on the input signal and further reducing power requirements. In addition to other things, on-chip calibration reduces the INL bow often seen with folding architectures. The result is an extremely fast, high performance, low power converter.

The analog input signal that is within the converter's input voltage range is digitized to eight bits at speeds of 200 MSPS to 1.3 GSPS, typical. Differential input voltages below negative full-scale will cause the output word to consist of all zeroes. Differential input voltages above positive full-scale will cause the output word to consist of all ones. Either of these conditions at either the "I" or "Q" input will cause the OR (Out of Range) output to be activated. This single OR output indicates when the output code from one or both of the channels is below negative full scale or above positive full scale.

Each converter has a selectable output demultiplexer which feeds two LVDS buses. If the 1:2 demultiplexed mode is selected, the output data rate is reduced to half the input sample rate on each bus. When non-demultiplexed mode is selected, that output data rate on channels DI and DQ are at the same rate as the input sample clock.

The output levels may be selected to be normal or reduced. Using reduced levels saves power but could result in erroneous data capture of some or all of the bits, especially at higher sample rates and in marginally designed systems.

Calibration

A calibration is performed upon power-up and can also be invoked by the user upon command. Calibration trims the 100 Ω analog input differential termination resistor and minimizes full-scale error, offset error, DNL and INL, resulting in maximizing SNR, THD, SINAD (SNDR) and ENOB. Internal bias currents are also set with the calibration process. All of this is true whether the calibration is performed upon power up or is performed upon command. Running the calibration is an important part of this chip's functionality and is required in order to obtain adequate performance. In addition to the requirement to be run at power-up, an on-command calibration must be run whenever the sense of the FSR pin is changed. For best performance, we recommend that an on-command calibration be run 20 seconds or more after application of power and whenever the operating temperature changes significantly relative to the specific system performance requirements. See On-Command Calibration for more information. Calibration can not be initiated or run while the device is in the power-down mode. See Power Down for information on the interaction between Power Down and Calibration.

In normal operation, calibration is performed just after application of power and whenever a valid calibration command is given, which is holding the CAL pin low for at least t_{CAL_L} clock cycles, then hold it high for at least another t_{CAL_H} clock cycles as defined in the Converter Electrical Characteristics. The time taken by the calibration procedure is specified as t_{CAL} Converter Electrical Characteristics. Holding the CAL pin high upon power up will prevent the calibration process from running until the CAL pin experiences the above-mentioned t_{CAL_L} clock cycles followed by t_{CAL_H} clock cycles.

CalDly (pin 127) is used to select one of two delay times that apply from the application of power to the start of calibration. This calibration delay time is depedent on the setting of the CalDly pin and is specified as t_{CalDly} in the Converter Electrical Characteristics. These delay values allow the power supply to come up and stabilize before calibration takes place. If the PD pin is high upon power-up, the calibration delay counter will be disabled until the PD pin is brought low. Therefore, holding the PD pin high during power up will further delay the start of the power-up calibration cycle. The best setting of the CalDly pin depends upon the power-on settling time of the power supply.



www.ti.com

The CAL bit does not reset itself to zero automatically, but must be manually reset before another calibration event can be initiated. If no further calibration event is desired, the CAL bit may be left high indefinitely, with no negative consequences. The RTD bit setting is critical for running a calibration event with the Clock Phase Adjust enabled. If initiating a calibration event while the Clock Phase Adjust is enabled, the RTD bit must be set to high, or no calibration will occur. If initiating a calibration event while the Clock Phase Adjust is not enabled, a normal calibration will occur, regardless of the setting of the RTD bit.

Acquiring the Input

In 1:2 demux mode, data is acquired at the falling edge of CLK+ (pin 18) and the digital equivalent of that data is available at the digital outputs 13 input clock cycles later for the DI and DQ output buses and 14 input clock cycles later for the DI and DQ output buses and 14 input clock cycles later for the DI and DQ output buses. There is an additional internal delay called t_{OD} before the data is available at the outputs. See the Timing Diagram. The ADC08D1020 will convert as long as the input clock signal is present. The fully differential comparator design and the innovative design of the sample-and-hold amplifier, together with calibration, enables a very flat SINAD/ENOB response beyond 1 GHz. The ADC08D1020 output data signaling is LVDS and the output format is offset binary.

Control Modes

Much of the user control can be accomplished with several control pins that are provided. Examples include initiation of the calibration cycle, power down mode and full scale range setting. However, the ADC08D1020 also provides an Extended Control mode whereby a serial interface is used to access register-based control of several advanced features. The Extended Control mode is not intended to be enabled and disabled dynamically. Rather, the user is expected to employ either the normal control mode or the Extended Control mode at all times. When the device is in the Extended Control mode, pin-based control of several features is replaced with register-based control and those pin-based controls are disabled. These pins are OutV (pin 3), OutEdge/DDR (pin 4), FSR (pin 14) and CalDly/DES (pin 127). See NORMAL/EXTENDED CONTROL for details on the Extended Control mode.

The Analog Inputs

The ADC08D1020 must be driven with a differential input signal. Operation with a single-ended signal is not recommended. It is important that the inputs either be a.c. coupled to the inputs with the V_{CMO} pin grounded, or d.c. coupled with the V_{CMO} pin left floating. An input common mode voltage equal to the V_{CMO} output must be provided when d.c. coupling is used.

Two full-scale range settings are provided with pin 14 (FSR). A high on pin 14 causes an input full-scale range setting of a higher V_{IN} input level, while grounding pin 14 causes an input full-scale range setting of a reduced V_{IN} input level. The full-scale range setting operates equally on both ADCs.

In the Extended Control mode, programming the Input Full-Scale Voltage Adjust register allows the input fullscale range to be adjusted as described in **REGISTER DESCRIPTION** and **THE ANALOG INPUT**.

Clocking

The ADC08D1020 must be driven with an a.c. coupled, differential clock signal. THE CLOCK INPUTS describes the use of the clock input pins. A differential LVDS output clock is available for use in latching the ADC output data into whatever device is used to receive the data.

The ADC08D1020 offers input and output clocking options. These options include a choice of Dual Edge Sampling (DES) or "interleaved mode" where the ADC08D1020 performs as a single device converting at twice the input clock rate, a choice of which DCLK edge the output data transitions on, and a choice of Single Data Rate (SDR) or Double Data Rate (DDR) outputs.

The ADC08D1020 also has the option to use a duty cycle corrected clock receiver as part of the input clock circuit. This feature is enabled by default and provides improved ADC clocking especially in the Dual-Edge Sampling mode (DES). This circuitry allows the ADC to be clocked with a signal source having a duty cycle ratio of 20% / 80% (worst case) for both the normal and the Dual Edge Sampling modes.



Dual-Edge Sampling

The DES mode allows one of the ADC08D1020's inputs (I or Q Channel) to be sampled by both ADCs. One ADC samples the input on the positive edge of the input clock and the other ADC samples the same input on the falling edge of the input clock. A single input is thus sampled twice per input clock cycle, resulting in an overall sample rate of twice the input clock frequency, or 2 GSPS with a 1 GHz input clock.

In this mode, the outputs must be carefully interleaved to reconstruct the sampled signal. If the device is programmed into the 1:2 demultiplex mode while in DES mode, the data is effectively demultiplexed 1:4. If the input clock is 1 GHz, the effective sampling rate is doubled to 2 GSPS and each of the 4 output buses have a 500 MHz output rate. All data is available in parallel. To properly reconstruct the sampled waveform, the four bytes of parallel data that are output with each clock are in the following sampling order from the earliest to the latest and must be interleaved as such: DQd, Dld, DQ, Dl. See Table 2 indicates what the outputs represent for the various sampling possibilities. If the device is programmed into the non-demultiplex mode, two bytes of parallel data are output with each edge of the clock in the following sampling order, from the earliest to the latest: DQ, Dl. See Table 3.

In the non-extended mode of operation only the "I" input can be sampled in the DES mode. In the extended mode of operation, the user can select which input is sampled.

The ADC08D1020 includes an automatic clock phase background adjustment which is used in DES mode to automatically and continuously adjust the clock phase of the I and Q channel. This feature provides optimal Dual-Edge Sampling performance.

Data Outputs		Dual-Edge Sampling Mode (DES)					
(Always sourced with respect to fall of DCLK+)	Normal Sampling Mode	I-Channel Selected	Q-Channel Selected ⁽²⁾				
DI	"I" Input Sampled with Fall of CLK 13 cycles earlier.	"I" Input Sampled with Fall of CLK 13 cycles earlier.	"Q" Input Sampled with Fall of CLK 13 cycles earlier.				
Dld	"I" Input Sampled with Fall of CLK 14 cycles earlier.	"I" Input Sampled with Fall of CLK 14 cycles earlier.	"Q" Input Sampled with Fall of CLK 14 cycles earlier.				
DQ	"Q" Input Sampled with Fall of CLK 13 cycles earlier.	"I" Input Sampled with Rise of CLK 13.5 cycles earlier.	"Q" Input Sampled with Rise of CLK 13.5 cycles earlier.				
DQd	"Q" Input Sampled with Fall of CLK 14 cycles after being sampled.	"I" Input Sampled with Rise of CLK 14.5 cycles earlier.	"Q" Input Sampled with Rise of CLK 14.5 cycles earlier.				

 Table 2. Input Channel Samples Produced at Data Outputs in 1:2 Demultiplexed Mode⁽¹⁾

(1) Note that, in the non-demultiplexed mode, the DId and DQd outputs are disabled and are high impedance.

(2) Note that, in DES + normal mode, only the I Channel is sampled. In DES + extended control mode, I or Q channel can be sampled.

Table 3. Input Channel Samples Produced at Data Outputs in Non-Demultiplexed Mode

Data Outputs (Sourced with respect to fall of DCLK+)	Normal Mode	DES Mode
DI	"I" Input Sampled with Fall of CLK 13 cycles earlier.	Selected input sampled 13 cycles earlier.
DId	No output.	No output.
DQ	"Q" Input Sampled with Fall of CLK 13 cycles earlier.	Selected input sampled 13.5 cycles earlier.
DQd	No output.	No output.

OutEdge and Demultiplex Control Setting

To help ease data capture in the SDR mode, the output data may be caused to transition on either the positive or the negative edge of the output data clock (DCLK). In the non-extended control mode, this is chosen with the OutEdge input (pin 4). A high on the OutEdge input pin causes the output data to transition on the rising edge of DCLK+, while grounding this input causes the output to transition on the falling edge of DCLK+. See Output Edge Synchronization. When in the extended control mode, the OutEdge is selected using the OED bit in the Configuration Register. This bit has two functions. In the single data rate (SDR) mode, the bit functions as



www.ti.com

OutEdge and selects the DCLK edge with which the data transitions. In the Double Data Rate (DDR) mode, this bit selects whether the device is in non-demultiplex or 1:2 demultiplex mode. In the DDR case, the DCLK has a 0° phase relationship with the output data independent of the demultiplexer selection. For 1:2 Demux DDR 0° Mode, there are four, as opposed to three cycles of CLK systematic delay from the Synchronizing Edge to the start of t_{OD}. See MULTIPLE ADC SYNCHRONIZATION for more details.

Single Data Rate and Double Data Rate

A choice of single data rate (SDR) or double data rate (DDR) output is offered. With single data rate the output clock (DCLK) frequency is the same as the data rate of the two output buses. With double data rate the DCLK frequency is half the data rate and data is sent to the outputs on both edges of DCLK. DDR clocking is enabled in non-Extended Control mode by allowing pin 4 to float.

The LVDS Outputs

The data outputs, the Out Of Range (OR) and DCLK, are LVDS. The electrical specifications of the LVDS outputs are compatible with typical LVDS receivers available on ASIC and FPGA chips; but they are not IEEE or ANSI communications standards compliant due to the low +1.9V supply used this chip. User is given the choice of a lower signal amplitude mode with OutV control pin or the OV control register bit. For short LVDS lines and low noise systems, satisfactory performance may be realized with the OutV input low, which results in lower power consumption. If the LVDS lines are long and/or the system in which the ADC08D1020 is used is noisy, it may be necessary to tie the OutV pin high.

The LVDS data output have a typical common mode voltage of 800 mV when the V_{BG} pin is unconnected and floating. This common mode voltage can be increased to 1.175V by tying the V_{BG} pin to V_A if a higher common mode is required.

IMPORTANT NOTE: Tying the V_{BG} pin to V_A will also increase the differential LVDS output voltage by up to 40 mV.

Power Down

The ADC08D1020 is in the active state when the Power Down pin (PD) is low. When the PD pin is high, the device is in the power down mode. In this power down mode the data output pins (positive and negative) are put into a high impedance state and the devices power consumption is reduced to a minimal level. The DCLK+/- and OR +/- are not tri-stated, they are weakly pulled down to ground internally. Therefore when both I and Q are powered down the DCLK +/- and OR +/- should not be terminated to a DC voltage.

A high on the PDQ pin will power down the "Q" channel and leave the "I" channel active. There is no provision to power down the "I" channel independently of the "Q" channel. Upon return to normal operation, the pipeline will contain meaningless information.

If the PD input is brought high while a calibration is running, the device will not go into power down until the calibration sequence is complete. However, if power is applied and PD is already high, the device will not begin the calibration sequence until the PD input goes low. If a manual calibration is requested while the device is powered down, the calibration will not begin at all. That is, the manual calibration input is completely ignored in the power down state. Calibration will function with the "Q" channel powered down, but that channel will not be calibrated if PDQ is high. If the "Q" channel is subsequently to be used, it is necessary to perform a calibration after PDQ is brought low.



www.ti.com

NORMAL/EXTENDED CONTROL

The ADC08D1020 may be operated in one of two modes. In the simpler standard control mode, the user affects available configuration and control of the device through several control pins. The "extended control mode" provides additional configuration and control options through a serial interface and a set of 9 registers. Extended control mode is selected by setting pin 41 to logic low. If pin 41 is floating and pin 52 is floating or logic high, pin 14 can be used to enable the extended control mode. The choice of control modes is required to be a fixed selection and is not intended to be switched dynamically while the device is operational.

Table 4 shows how several of the device features are affected by the control mode chosen.

Feature	Normal Control Mode	Extended Control Mode
SDR or DDR Clocking	Selected with pin 4	Selected with nDE in the Configuration Register (Addr-1h; bit-10).
DDR Clock Phase	Not Selectable (0° Phase Only)	Selected with DCP in the Configuration Register (Addr-1h; bit-11).
SDR Data transitions with rising or falling DCLK edge	SDR Data transitions with rising edge of DCLK+ when pin 4 is high and on falling edge when low.	Selected with OED in the Configuration Register (Addr-1h; bit-8).
LVDS output level	Normal differential data and DCLK amplitude selected when pin 3 is high and reduced amplitude selected when low.	Selected with OV in the Configuration Register (Addr-1h; bit- 9).
Power-On Calibration Delay	Short delay selected when pin 127 is low and longer delay selected when high.	Short delay only.
Full-Scale Range	Normal input full-scale range selected when pin 14 is high and reduced range when low. Selected range applies to both channels.	Up to 512 step adjustments over a nominal range specified in REGISTER DESCRIPTION. Separate range selected for I- and Q-Channels. Selected using Full Range Registers (Addr-3h and Bh; bit-7 thru 15).
Input Offset Adjust	Not possible	512 steps of adjustment using the Input Offset register specified in REGISTER DESCRIPTION for each channel using Input Offset Registers (Addr-2h and Ah; bit-7 thru 15).
Dual Edge Sampling Selection	Enabled with pin 127 floating	Enabled by programming DES in the Extended Configuration Register (Addr-9h; bit-13).
Dual Edge Sampling Input Channel Selection	Only I-Channel Input can be used	Either I- or Q-Channel input may be sampled by both ADCs.
Test Pattern	Not possible	A test pattern can be made present at the data outputs by setting TPO to 1b in Extended Configuration Register (Addr-9h; bit-15).
Resistor Trim Disable	Not possible	The DCLK outputs will continuously be present when RTD is set to 1b in Extended Configuration Register (Addr-9h; bit-14 to 7).
Selectable Output Demultiplexer	Not possible	If the device is set in DDR, the output can be programmed to be non-demultiplex. When OED in Configuration Register is set 1b (Addr-1h; bit-8), this selects non-demultiplex. If OED is set 0b, this selects 1:2 demultiplex.
Second DCLK Output	Not possible	The OR outputs can be programmed to become a second DCLK output when nSD is set 0b in Configuration Register (Addr-1h; bit-13).
Sampling Clock Phase Adjust	Not possible	The sampling clock phase can be manually adjusted through the Coarse and Intermediate Register (Addr-Fh; bit-15–7) and Fine Register (Addr-Eh; bit-15 to 8).

Table 4. Features and Modes

The default state of the Extended Control Mode is set upon power-on reset (internally performed by the device) and is shown in Table 5.



www.ti.com

Table 5. Extended Control Mode Operation (Pin 41 Logic Low or Pin 14 Floating)

Feature	Extended Control Mode Default State			
SDR or DDR Clocking	DDR Clocking			
DDR Clock Phase	Data changes with DCLK edge (0° phase)			
LVDS Output Amplitude	Higher value indicated in Electrical Table			
Calibration Delay	Short Delay			
Full-Scale Range	700 mV nominal for both channels			
Input Offset Adjust	No adjustment for either channel			
Dual Edge Sampling (DES)	Not enabled			
Test Pattern	Not present at output			
Resistor Trim Disable	Trim enabled, DCLK not continuously present at output			
Selectable Output Demultiplexer	1:2 demultiplex			
Second DCLK Output	Not present, pins 79 and 80 function as OR+ and OR-			
Sampling Clock Phase Adjust	No adjustment for fine, intermediate or coarse			

THE SERIAL INTERFACE

IMPORTANT NOTE: During the initial write using the serial interface, all nine registers must be written with desired or default values. Subsequent writes to single registers are allowed.

The 3-pin serial interface is enabled only when the device is in the Extended Control mode. The pins of this interface are Serial Clock (SCLK), Serial Data (SDATA) and Serial Interface Chip Select (SCS). Nine write only registers are accessible through this serial interface.

SCS: This signal should be asserted low while accessing a register through the serial interface. Setup and hold times with respect to the SCLK must be observed.

SCLK: Serial data input is accepted at the rising edge of this signal. There is no minimum frequency requirement for SCLK.

SDATA: Each register access requires a specific 32-bit pattern at this input. This pattern consists of a header, register address and register value. The data is shifted in MSB first. Setup and hold times with respect to the SCLK must be observed. See the Timing Diagram.

Each Register access consists of 32 bits, as shown in Figure 7 of the Timing Diagrams. The fixed header pattern is 0000 0000 0001 (eleven zeros followed by a 1). The loading sequence is such that a "0" is loaded first. These 12 bits form the header. The next 4 bits are the address of the register that is to be written to and the last 16 bits are the data written to the addressed register. The addresses of the various registers are indicated in Table 6.

Refer to the Register Description (REGISTER DESCRIPTION) for information on the data to be written to the registers.

Subsequent register accesses may be performed immediately, starting with the 33rd SCLK. This means that the SCS input does not have to be de-asserted and asserted again between register addresses. It is possible, although not recommended, to keep the SCS input permanently enabled (at a logic low) when using extended control.

Control register contents are retained when the device is put into power-down mode.

IMPORTANT NOTE: Do not write to the Serial Interface when calibrating the ADC. Doing so will impair the performance of the device until it is re-calibrated correctly. Programming the serial registers will also reduce dynamic performance of the ADC for the duration of the register access time.

					Bit Address		
			A3 loaded	Loadi	ng Sequence: Header pattern, A0 loaded last		
A3	A3 A2 A1 A0 Hex Register Addressed						
0	0	0	0	0h	Calibration		
0	0	0	1	1h	Configuration		
0	0	1	0	2h	"I" Ch Offset		
0	0	1	1	3h	"I" Ch Full-Scale Voltage Adjust		
0	1	0	0	4h	Reserved		
0	1	0	1	5h	Reserved		
0	1	1	0	6h	Reserved		
0	1	1	1	7h	Reserved		
1	0	0	0	8h	Reserved		
1	0	0	1	9h	Extended Configuration		
1	0	1	0	Ah	"Q" Ch Offset		
1	0	1	1	Bh	"Q" Ch Full-Scale Voltage Adjust		
1	1	0	0	Ch	Reserved		
1	1	0	1	Dh	Reserved		
1	1	1	0	Eh	Sampling Clock Phase Fine Adjust		
1	1	1	1	Fh	Sample Clock Phase Intermediate and Coarse Adjust		

Table 6. Register Addresses

REGISTER DESCRIPTION

Nine write-only registers provide several control and configuration options in the Extended Control Mode. These registers have no effect when the device is in the Normal Control Mode. Each register description below also shows the Power-On Reset (POR) state of each control bit.

Table 7. Calibration Register

Addr: 0h (0000b)													Wri	te only (0x7FFF)
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
CAL	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit 15	CAL: Calibration Enable. When this bit is set 1b, an on-command calibration cycle is initiated. This function is exactly the same as issuing an on-command calibration using the CAL pin.
	POR State: 0b
Bits 14:0	Must be set to 1b

Table 8. Configuration Register

Addr: 1h (0001b)													Writ	e only (C	xB2FF)
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

1

1

1

1

1

OED

Bit 15	Must be set to 1b
Bit 14	Must be set to 0b
Bit 13	nSD: Second DCLK Output Enable. When this bit is 1b, the device only has one DCLK output and one OR output. When this bit is 0b, the device has two identical DCLK outputs and no OR output.
	POR State: 1b

1

0

nSD

DCS

DCP

nDE

OV

1

1

1

www.ti.com



www.ti.com

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

Bit 12	DCS: Duty Cycle Stabilizer. When this bit is set to 1b, a duty cycle stabilization circuit is applied to the clock input. When this bit is set to 0b the stabilization circuit is disabled.
	POR State: 1b
Bit 11	DCP: DDR Clock Phase. This bit only has an effect in the DDR mode. When this bit is set to 0b, the DCLK edges are time-aligned with the data bus edges ("0° Phase"). When this bit is set to 1b, the DCLK edges are placed in the middle of the data bit-cells ("90° Phase"), using the one-half speed DCLK shown in Figure 5 as the phase reference.
	POR State: 0b
Bit 10	nDE: DDR Enable. When this bit is set to 0b, data bus clocking follows the DDR (Double Data Rate) mode whereby a data word is output with each rising and falling edge of DCLK. When this bit is set to a 1b, data bus clocking follows the SDR (single data rate) mode whereby each data word is output with either the rising or falling edge of DCLK, as determined by the OutEdge bit.
	POR State: 0b
Bit 9	OV: Output Voltage. This bit determines the LVDS outputs' voltage amplitude and has the same function as the OutV pin that is used in the normal control mode. When this bit is set to 1b, the standard output amplitude of 710 mV _{P-P} is used. When this bit is set to 0b, the reduced output amplitude of 510 mV _{P-P} is used.
	POR State: 1b
Bit 8	OED: Output Edge and Demultiplex Control. This bit has two functions. When the device is in SDR mode, this bit selects the DCLK edge with which the data words transition and has the same effect as the OutEdge pin in the Non-extended control mode. When this bit is set to 1b, the data outputs change with the rising edge of DCLK+. When this bit is set to 0b, the data output changes with the falling edge of DCLK+. When the device is in DDR mode, this bit selects the non-demultiplexed mode when set to 1b. When the bit set to 0b, the device is programmed into the Demultiplexed mode. If the device is in DDR and Non-Demultiplexed Mode, then the DCLK has a 0° phase relationship with the data; it is not possible to select the 90° phase relationship.
	POR State: 0b
Bits 7:0	Must be set to 1b

IMPORTANT NOTE: It is recommended that this register should only be written upon power-up initialization as writing it may cause disturbance on the DCLK output as this signal's basic configuration is changed.

Table 9. I-Channel Offset

Addr: 2h (0010b)												Wri	te only (0x007F)	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
(M	SB)		Offset	Value	r	(LS	SB)	Sign	1	1	1	1	1	1	1

Bits 15:8	Offset Value. The input offset of the I-Channel ADC is adjusted linearly and monotonically by the value in this field. 00h provides a nominal zero offset, while FFh provides a nominal 45 mV of offset. Thus, each code step provides 0.176 mV of offset.					
	POR State: 0000 0000 b					
Bit 7	Sign bit. 0b gives positive offset, 1b gives negative offset, resulting in total offset adjustment of ±45 mV.					
	POR State: 0b					
Bits 6:0	Must be set to 1b					

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

Table 10. I-Channel Full-Scale Voltage Adjust

		Write only (0x807F)									
D12 D11 D10 D9	D8 D7	D6	D5	D4	D3	D2	D1	D0			
Adjust Value	(LSB)	1	1	1	1	1	1	1			
Full Scale Voltage Adjust Value. The input full-scale voltage or gain of the I-Channel ADC is adjusted linearly and monotonically with a 9 bit data value. The adjustment range is ±20% of the nominal 700 mV _{P-P} differential value. 0000 0000 0 560 mV _{P-P} 1000 0000 0 700 mV _{P-P}											
1111 1111 1 840 mV _{P-P}											
For best performance, it is recommended that the value in this field be limited to the range of 0110 0000 0b to 1110 0000 0b. i.e., limit the amount of adjustment to ±15%. The remaining ±5% headroom allows for the ADC's own full scale variation. A gain adjustment does not require ADC re-calibration.											
POR State: 1000 0000 0b (no adjustm	ient)										
	Adjust Value Full Scale Voltage Adjust Value. The i monotonically with a 9 bit data value. The 0000 0000 0 1000 0000 0 Default Value 1111 1111 1 For best performance, it is recommer 1110 0000 0b. i.e., limit the amount o own full scale variation. A gain adjustment 110 0000 0b. i.e.	Adjust Value (LSB) Full Scale Voltage Adjust Value. The input full-scale monotonically with a 9 bit data value. The adjustmen 0000 0000 0 0000 0000 0 1000 0000 0 0 1111 1111 1 1111 1111 1 For best performance, it is recommended that the value of adjustment the amount of adjustment the second control of adjustment the amount of adjustment the	Adjust Value (LSB) 1 Full Scale Voltage Adjust Value. The input full-scale voltage of monotonically with a 9 bit data value. The adjustment range is 0000 0000 0 560 m 0000 0000 0 560 m 700 m 1000 0000 0 700 m Default Value 1111 1111 1 840 m For best performance, it is recommended that the value in t 1110 0000 0b. i.e., limit the amount of adjustment to ±15%. own full scale variation. A gain adjustment does not require A	Adjust Value(LSB)11Full Scale Voltage Adjust Value. The input full-scale voltage or gain of monotonically with a 9 bit data value. The adjustment range is $\pm 20\%$ of 0000 0000 0560 mV _{P-P} 1000 0000 0560 mV _{P-P} 1000 0000 0700 mV _{P-P} 1010 0000 0700 mV _{P-P} 1111 1111 1840 mV _{P-P} For best performance, it is recommended that the value in this field1110 0000 0b. i.e., limit the amount of adjustment to $\pm 15\%$. The rema own full scale variation. A gain adjustment does not require ADC re-ca	Adjust Value(LSB)111Full Scale Voltage Adjust Value. The input full-scale voltage or gain of the I-Ch monotonically with a 9 bit data value. The adjustment range is $\pm 20\%$ of the norm0000 0000 0560 mV _{P-P} 1000 0000 0700 mV _{P-P} 1000 0000 0700 mV _{P-P} 1111 1111 1840 mV _{P-P} For best performance, it is recommended that the value in this field be limited 1110 0000 0b. i.e., limit the amount of adjustment to $\pm 15\%$. The remaining ± 5 own full scale variation. A gain adjustment does not require ADC re-calibration.	Adjust Value(LSB)1111Full Scale Voltage Adjust Value. The input full-scale voltage or gain of the I-Channel AD monotonically with a 9 bit data value. The adjustment range is $\pm 20\%$ of the nominal 7000000 0000 0560 mV _{P-P} 1000 0000 0560 mV _{P-P} 1000 0000 0700 mV _{P-P} 1111 1111 1840 mV _{P-P} For best performance, it is recommended that the value in this field be limited to the r 1110 0000 0b. i.e., limit the amount of adjustment to $\pm 15\%$. The remaining $\pm 5\%$ headr own full scale variation. A gain adjustment does not require ADC re-calibration.	$\begin{array}{ c c c c c c } \hline D12 & D11 & D10 & D9 & D8 & D7 & D6 & D5 & D4 & D3 & D2 \\ \hline Adjust Value & (LSB) & 1 & 1 & 1 & 1 & 1 \\ \hline Full Scale Voltage Adjust Value. The input full-scale voltage or gain of the I-Channel ADC is adjut monotonically with a 9 bit data value. The adjustment range is \pm 20\% of the nominal 700 mVP-P difference of 560 \text{ mV}_{P-P}\hline 0000 0000 0 & 560 \text{ mV}_{P-P}\hline 1000 0000 0 & 560 \text{ mV}_{P-P}\hline 1111 1111 1 & 840 \text{ mV}_{P-P}For best performance, it is recommended that the value in this field be limited to the range of 1110 0000 0b. i.e., limit the amount of adjustment to \pm 15\%. The remaining \pm 5\% headroom allow own full scale variation. A gain adjustment does not require ADC re-calibration.$	D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 Adjust Value (LSB) 1			

Bits 6:0 Must be set to 1b

Submit Documentation Feedback

36

Table 11. Extended Configuration Register

Addr: 9h (1001b)													Wri	te only ()x03FF)]
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
TPO	RTD	DES	IS	0	DLF	1	1	1	1	1	1	1	1	1	1	

Bit 15	TPO: Test Pattern Output. When this bit is set 1b, the ADC is disengaged and a test pattern generator is connected to the outputs including OR. This test pattern will work with the device in the SDR, DDR and the non-demultiplex output modes.
	POR State: 0b
Bit 14	RTD: Resistor Trim Disable. When this bit is set to 1b, the input termination resistor is not trimmed during the calibration cycle and the DCLK output remains enabled. Note that the ADC is calibrated regardless of this setting.
	POR State: 0b
Bit 13	DES: DES Enable. Setting this bit to 1b enables the Dual Edge Sampling mode. In this mode the ADCs in this device are used to sample and convert the same analog input in a time-interleaved manner, accomplishing a sample rate of twice the input clock rate. When this bit is set to 0b, the device operates in the normal dual channel mode.
	POR State: 0b
Bit 12	IS: Input Select. When this bit is set to 0b the "I" input is operated upon by both ADCs. When this bit is set to 1b the "Q" input is operated on by both ADCs.
	POR State: 0b
Bit 11	Must be set to 0b
Bit 10	DLF: Low Frequency. When this bit is set 1b, the dynamic performance of the device is improved when the input clock is less than 900MHz.
	POR State: 0b
Bits 9:0	Must be set to 1b



www.ti.com

TEXAS INSTRUMENTS

ADC08D1020

SNAS372D - NOVEMBER 2007 - REVISED MARCH 2013

www.ti.com

Table 12. Q-Channel Offset

Addr: Ah (1010b)													Wri	te only (0x007F)
		B (a	B (a		D / 0									-	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
(M	SB)		Offset	Value		(LS	SB)	Sign	1	1	1	1	1	1	1
Bits 15:	Bits 15:8			Offset Value. The input offset of the Q-Channel ADC is adjusted linearly and monotonically by the value in this field. 00h provides a nominal zero offset, while FFh provides a nominal 45 mV of offset. Thus, each code step provides about 0.176 mV of offset.											
			POR S	POR State: 0000 0000 b											
Bit 7			Sign b	Sign bit. 0b gives positive offset, 1b gives negative offset.											
			POR S	POR State: 0b											
Bits 6:0 Must be set to 1b															

Table 13. Q-Channel Full-Scale Voltage Adjust

Addr: E	Addr: Bh (1011b)												Wri	te only (0x807F)
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
(MSB)	(MSB) Adjust Value							(LSB)	1	1	1	1	1	1	1

Bits 15:7	Full Scale Voltage Adjust Value. The input full-scale voltage or gain of the I-Channel ADC is adjusted linearly and monotonically with a 9 bit data value. The adjustment range is ±20% of the nominal 700 mV _{P-P} differential value.								
	0000 0000 0	560 mV _{P-P}							
	1000 0000 0	700 mV _{P-P}							
	1111 1111 1	840 mV _{P-P}							
	1110 0000 0b. i.e., limit the amount	For best performance, it is recommended that the value in this field be limited to the range of 0110 0000 0b to 1110 0000 0b. i.e., limit the amount of adjustment to ±15%. The remaining ±5% headroom allows for the ADC's own full scale variation. A gain adjustment does not require ADC re-calibration.							
	POR State: 1000 0000 0b (no adjustment)								
Bits 6:0	Must be set to 1b								

Table 14. Sample Clock Phase Fine Adjust

Addr: 1	Addr: 1110												Writ	e only (0	x00FF)
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
(M	(MSB) Fine			se Adjus	t	(LS	SB)	1	1	1	1	1	1	1	1
Bits 15:	Bits 15:8 Fine Phase Adjust. The phase of the ADC sampling clock is adjusted monotonically by the value in this field. 00h provides a nominal zero phase adjustment, while FFh provides a nominal 50 ps of delay. Thus, each code step provides approximately 0.2 ps of delay.														

	POR State: 0000 0000b						
Bits 7:0	Must be set to 1b						

Bits 6:0

38

Submit Documentation Feedback

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

Copyright © 2007-2013, Texas Instruments Incorporated

Addr: Fh (1111b)													Wri	te only (0x007F)
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
POL	((MSB) Coarse Phase Adjust IPA						(LSB)	1	1	1	1	1	1	1
Bit 15	Bit 15 Polarity Select. When this bit is selected POR State: 0b						elected,	the polari	ty of the	ADC sa	mpling clo	ock is inv	erted.		
Bits 14:10 Coarse Phase Adjust. Eac 00000b in this field causes POR State: 00000b								delays t	he samp	le clock b	oy approx	imately 6	5 ps. A v	alue of	
Bits 9:7 Intermediate Phase Adjust. Each c value of 000b in this field causes z															

Note Regarding Clock Phase Adjust

This is a feature intended to help the system designer remove small imbalances in clock distribution traces at the board level when multiple ADCs are used. Please note, however, that enabling this feature will reduce the dynamic performance (ENOB, SNR, SFDR) some finite amount. The amount of degradation increases with the amount of adjustment applied. The user is strongly advised to (a) use the minimal amount of adjustment; and (b) verify the net benefit of this feature in his system before relying on it.

Note Regarding Extended Mode Offset Correction

129.2

POR State: 000b

Must be set to 1b

When using the I or Q channel Offset Adjust registers, the following information should be noted.

and Intermediate Phase adjust is approximately 2.1ns.

For offset values of +0000 0000 and -0000 0000, the actual offset is not the same. By changing only the sign bit in this case, an offset step in the digital output code of about 1/10th of an LSB is experienced. This is shown more clearly in the Figure below.



Figure 42. Extended Mode Offset Behavior



www.ti.com



SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

MULTIPLE ADC SYNCHRONIZATION

The ADC08D1020 has the capability to precisely reset its sampling clock input to DCLK output relationship as determined by the user-supplied DCLK_RST pulse. This allows multiple ADCs in a system to have their DCLK (and data) outputs transition at the same time with respect to the shared CLK input that all the ADCs use for sampling.

The DCLK_RST signal must observe some timing requirements that are shown in Figure 8, Figure 9 and Figure 10 of the Timing Diagrams. The DCLK_RST pulse must be of a minimum width and its deassertion edge must observe setup and hold times with respect to the CLK input rising edge. The duration of the DCLK_RST pulse affects the length of time that the digital output will take before providing valid data again after the end of the reset condition. Therefore, the DCLK_RST pulse width should be made reasonably short within the system application constraints. These timing specifications are listed as t_{RH} , t_{RS} , and t_{PWR} in the Converter Electrical Characteristics.

The DCLK_RST signal can be asserted asynchronous to the input clock. If DCLK_RST is asserted, the DCLK output is held in a designated state. The state in which DCLK is held during the reset period is determined by the mode of operation (SDR/DDR) and the setting of the Output Edge configuration pin or bit. (Refer to Figure 8, Figure 9 and Figure 10 for the DCLK reset state conditions). Therefore, depending upon when the DCLK_RST signal is asserted, there may be a narrow pulse on the DCLK line during this reset event. When the DCLK_RST signal is de-asserted in synchronization with the CLK rising edge, there are three or four CLK cycles of systematic delay and the next CLK falling edge synchronizes the DCLK output with those of other ADC08D1020s in the system. The DCLK output is enabled again after a constant delay (relative to the input clock frequency) which is equal to the CLK input to DCLK output delay (t_{OD}). The device always exhibits this delay characteristic in normal operation. The user has the option of using a single-ended DCLK_RST signal, but a differential DCLK_RST is strongly recommended due to its superior timing specifications.

As shown in Figure 8, Figure 9, and Figure 10 of the Timing Diagrams, there is a delay from the deassertion of DCLK_RST to the reappearance of DCLK, which is equal to several cycles of CLK plus t_{OD}. Note that the deassertion of DCLK_RST is not latched in until the next falling edge of CLK. For 1:2 Demux DDR 0° Mode, there are four CLK cycles of delay; for all other modes, there are three CLK cycles of delay.

If the device is not programmed to allow DCLK to run continuously, DCLK will become inactive during a calibration cycle. Therefore, it is strongly recommended that DCLK only be used as a data capture clock and not as a system clock.

The DCLK_RST pin should NOT be brought high while the calibration process is running (while CalRun is high). Doing so could cause a digital glitch in the digital circuitry, resulting in corruption and invalidation of the calibration.

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013



ADC TEST PATTERN

To aid in system debug, the ADC08D1020 has the capability of providing a test pattern at the four output ports completely independent of the input signal. The ADC is disengaged and a test pattern generator is connected to the outputs including OR. The test pattern output is the same in DES mode and non-DES mode. Each port is given a unique 8-bit word, alternating between 1's and 0's as described in Table 16 and Table 17.

Table 16. Test Pattern by Output Port in1:2 Demultiplex Mode

Time	Qd	ld	Q	I	OR	Comments
TO	01h	02h	03h	04h	0	
T1	FEh	FDh	FCh	FBh	1	
T2	01h	02h	03h	04h	0	Pattern Sequence
Т3	FEh	FDh	FCh	FBh	1	
T4	01h	02h	03h	04h	0	
T5	01h	02h	03h	04h	0	
Т6	FEh	FDh	FCh	FBh	1	
T7	01h	02h	03h	04h	0	Pattern Sequence
Т8	FEh	FDh	FCh	FBh	1	
Т9	01h	02h	03h	04h	0	
T10	01h	02h	03h	04h	0	Pattern Sequence n+2
T11						Fallem Sequence n+2

With the part programmed into the non-demultiplex mode, the test pattern's order will be as described in Table 17.

Hor-demandpick mode											
Comments	OR	I	Q	Time							
	0	02h	01h	TO							
	1	FDh	FEh	T1							
	0	02h	01h	T2							
	0	02h	01h	Т3							
Pattern Sequence	1	FDh	FEh	T4							
n	1	FDh	FEh	T5							
	0	02h	01h	Т6							
	0	02h	01h	T7							
	1	FDh	FEh	Т8							
	0	02h	01h	Т9							
	0	02h	01h	T10							
	1	FDh	FEh	T11							
Pattern Sequence	0	02h	01h	T12							
n+1	0	02h	01h	T13							
	1	FDh	FEh	T14							
				T15							

Table 17. Test Pattern by Output Port in Non-demultiplex Mode

It is possible for the I and the Q channels' test patterns to be not synchronized. Either I and Id or Q and Qd patterns may be slipped by one DCLK.

To ensure that the test pattern starts synchronously in each port, set DCLK_RST while writing the Test Pattern Output bit in the Extended Configuration Register. The pattern appears at the data output ports when DCLK_RST is cleared low. The test pattern will work at speed and will work with the device in the SDR, DDR and the non-demultiplex output modes.



SNAS372D - NOVEMBER 2007 - REVISED MARCH 2013

www.ti.com

Applications Information

THE REFERENCE VOLTAGE

The voltage reference for the ADC08D1020 is derived from a 1.254V bandgap reference, a buffered version of which is made available at pin 31, V_{BG} , for user convenience.

This output has an output current capability of $\pm 100 \ \mu$ A and should be buffered if more current than this is required.

The internal bandgap-derived reference voltage has a nominal value of 650 mV or 870 mV, as determined by the FSR pin and described in The Analog Inputs.

There is no provision for the use of an external reference voltage, but the full-scale input voltage can be adjusted through a Configuration Register in the Extended Control mode, as explained in NORMAL/EXTENDED CONTROL.

Differential input signals up to the chosen full-scale level will be digitized to 8 bits. Signal excursions beyond the full-scale range will be clipped at the output. These large signal excursions will also activate the OR output for the time that the signal is out of range. See Out Of Range (OR) Indication.

One extra feature of the V_{BG} pin is that it can be used to raise the common mode voltage level of the LVDS outputs. The output offset voltage (V_{OS}) is typically 800 mV when the V_{BG} pin is used as an output or left unconnected. To raise the LVDS offset voltage to a typical value of 1175 mV the V_{BG} pin can be connected directly to the supply rails.

THE ANALOG INPUT

The analog input is a differential one to which the signal source may be a.c. coupled or d.c. coupled. In the normal mode, the full-scale input range is selected using the FSR pin as specified in the Converter Electrical Characteristics. In the Extended Control mode, the full-scale input range is selected by programming the Full-Scale Voltage Adjust register through the Serial Interface. For best performance when adjusting the input full-scale range in the Extended Control, refer to REGISTER DESCRIPTION for guidelines on limiting the amount of adjustment

Table 18 gives the input to output relationship with the FSR pin high when the normal (non-extended) mode is used. With the FSR pin grounded, the millivolt values in Table 18 are reduced to 75% of the values indicated. In the Enhanced Control Mode, these values will be determined by the full scale range and offset settings in the Control Registers.

V _{IN} +	V _{IN} -	Output Code
V _{CM} – 217.5 mV	V _{CM} + 217.5 mV	0000 0000
V _{CM} – 109 mV	V _{CM} + 109 mV	0100 0000
V _{CM}	V _{CM}	0111 1111 / 1000 0000
V _{CM} + 109 mV	V _{CM} – 109 mV	1100 0000
V _{CM} + 217.5 mV	V _{CM} – 217.5 mV	1111 1111

Table 18. Differential Input To Output Relationship (Non-Extended Control Mode, FSR High)

The buffered analog inputs simplify the task of driving these inputs and the RC pole that is generally used at sampling ADC inputs is not required. If it is desired to use an amplifier circuit before the ADC, use care in choosing an amplifier with adequate noise and distortion performance and adequate gain at the frequencies used for the application.

Note that a precise d.c. common mode voltage must be present at the ADC inputs. This common mode voltage, V_{CMO} , is provided on-chip when a.c. input coupling is used and the input signal is a.c. coupled to the ADC.

When the inputs are a.c. coupled, the V_{CMO} output *must* be grounded, as shown in Figure 43. This causes the on-chip V_{CMO} voltage to be connected to the inputs through on-chip 50 k Ω resistors.

Copyright © 2007–2013, Texas Instruments Incorporated

ADC08D1020

Texas Instruments

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

www.ti.com

IMPORTANT NOTE: An Analog input channel that is not used (e.g. in DES Mode) should be connected to acground (ie, capacitors to ground) when the inputs are a.c. coupled. Do not connect an unused analog input directly to ground.




Figure 43. Differential Input Drive

When the d.c. coupled mode is used, a common mode voltage must be provided at the differential inputs. This common mode voltage should track the V_{CMO} output pin. Note that the V_{CMO} output potential will change with temperature. The common mode output of the driving device should track this change.

IMPORTANT NOTE: An analog input channel that is not used (e.g. in DES Mode) should be tied to the V_{CMO} voltage when the inputs are d.c. coupled. Do not connect unused analog inputs to ground.

Full-scale distortion performance falls off rapidly as the input common mode voltage deviates from V_{CMO} . This is a direct result of using a very low supply voltage to minimize power. Keep the input common voltage within 50 mV of V_{CMO} .

Performance is as good in the d.c. coupled mode as it is in the a.c. coupled mode, provided the input common mode voltage at both analog inputs remain within 50 mV of V_{CMO} .

Handling Single-Ended Input Signals

There is no provision for the ADC08D1020 to adequately process single-ended input signals. The best way to handle single-ended signals is to convert them to differential signals before presenting them to the ADC. The easiest way to accomplish single-ended to differential signal conversion is with an appropriate balun-connected transformer, as shown in Figure 44.

a.c. Coupled Input

The easiest way to accomplish single-ended a.c. input to differential a.c. signal is by using an appropriate balun, as shown in Figure 44.




Figure 44. Single-Ended to Differential Signal Conversion Using a Balun

Figure 44 is a generic depiction of a single-ended to differential signal conversion using a balun. The circuitry specific to the balun will depend upon the type of balun selected and the overall board layout. It is recommended that the system designer contact the manufacturer of the balun they have selected to aid in designing the best performing single-ended to differential conversion circuit using that particular balun.



When selecting a balun, it is important to understand the input architecture of the ADC. There are specific balun parameters of which the system designer should be mindful. A designer should match the impedance of their analog source to the ADC081020's on-chip 100 Ω differential input termination resistor. The range of this termination resistor is described in the electrical table as the specification R_{IN}.

Also, the phase and amplitude balance are important. The lowest possible phase and amplitude imbalance is desired when selecting a balun. The phase imbalance should be no more than $\pm 2.5^{\circ}$ and the amplitude imbalance should be limited to less than 1dB at the desired input frequency range. Finally, when selecting a balun, the VSWR (Voltage Standing Wave Ratio), bandwidth and insertion loss of the balun should also be considered. The VSWR aids in determining the overall transmission line termination capability of the balun when interfacing to the ADC input. The insertion loss should be considered so that the signal at the balun output is within the specified input range of the ADC as described in the Converter Electrical Characteristics as the specification V_{IN}.

D.C. Coupled Input

When d.c. coupling to the ADC08D1020 analog inputs is required, single-ended to differential conversion may be easily accomplished with the LMH6555, as shown in Figure 45. In such applications, the LMH6555 performs the task of single-ended to differential conversion while delivering low distortion and noise, as well as output balance, that supports the operation of the ADC08D1020. Connecting the ADC08D1020 V_{CMO} pin to the $V_{CM_{REF}}$ pin of the LMH6555, through an appropriate buffer, will ensure that the common mode input voltage is as needed for optimum performance of the ADC08D1020. The LMV321 was chosen to buffer V_{CMD} for its low voltage operation and reasonable offset voltage.

Be sure to limit output current from the ADC08D1020 V_{CMO} pin to 100 μA




Figure 45. Example of Servoing the Analog Input with V_{CMO}

In Figure 45, R_{ADJ} and R_{ADJ+} are used to adjust the differential offset that can be measured at the ADC inputs V_{IN+} / V_{IN-} with LMH6555's input terminated to ground as shown but not driven and with no R_{ADJ} resistors applied. An unadjusted positive offset with reference to V_{IN-} greater than |15mV| should be reduced with a resistor in the R_{ADJ}-position. Likewise, an unadjusted negative offset with reference to V_{IN-} greater than |15mV| should be reduced with a resistor in the R_{ADJ+} position. Table 19 gives suggested R_{ADJ-}and R_{ADJ+} values for various unadjusted differential offsets to bring the V_{IN+} / V_{IN-} offset back to within |15mV|.

Unadjusted Offset Reading	Resistor Value
0mV to 10mV	no resistor needed
11mV to 30mV	20.0kΩ
31mV to 50mV	10.0kΩ
51mV to 70mV	6.81kΩ
71mV to 90mV	4.75kΩ
91mV to 110mV	3.92kΩ

Table 19. D.C. Coupled Offset Adjustment

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013



www.ti.com

Out Of Range (OR) Indication

When the conversion result is clipped the Out of Range output is activated such that OR+ goes high and ORgoes low. This output is active as long as accurate data on either or both of the buses would be outside the range of 00h to FFh. Note that when the device is programmed to provide a second DCLK output, the OR signals become DCLK2. Refer to REGISTER DESCRIPTION

Full-Scale Input Range

As with all A/D Converters, the input range is determined by the value of the ADC's reference voltage. The reference voltage of the ADC08D1020 is derived from an internal band-gap reference. The FSR pin controls the effective reference voltage of the ADC08D1020 such that the differential full-scale input range at the analog inputs is a normal amplitude with the FSR pin high, or a reduced amplitude with FSR pin low as defined by the specification V_{IN} in the Converter Electrical Characteristics. Best SNR is obtained with FSR high, but better distortion and SFDR are obtained with the FSR pin low. The LMH6555 of is Figure 45 suitable for any Full Scale Range.



THE CLOCK INPUTS

www.ti.com

The ADC08D1020 has differential LVDS clock inputs, CLK+ and CLK-, which must be driven with an a.c. coupled, differential clock signal. Although the ADC08D1020 is tested and its performance is specified with a differential 1 GHz clock, it typically will function well with input clock frequencies indicated in the Converter Electrical Characteristics. The clock inputs are internally terminated and biased. The input clock signal must be capacitively coupled to the clock pins as indicated in Figure 46.

Operation up to the sample rates indicated in the Converter Electrical Characteristics is typically possible if the maximum ambient temperatures indicated are not exceeded. Operating at higher sample rates than indicated for the given ambient temperature may result in reduced device reliability and product lifetime. This is because of the higher power consumption and die temperatures at high sample rates. Important also for reliability is proper thermal management.




Figure 46. Differential (LVDS) Input Clock Connection

The differential input clock line pair should have a characteristic impedance of 100 Ω and (when using a balun), be terminated at the clock source in that (100 Ω) characteristic impedance. The input clock line should be as short and as direct as possible. The ADC08D1020 clock input is internally terminated with an untrimmed 100 Ω resistor.

Insufficient input clock levels will result in poor dynamic performance. Excessively high clock levels could cause a change in the analog input offset voltage. To avoid these problems, keep the clock level within the range specified as V_{ID} in the Converter Electrical Characteristics.

The low and high times of the input clock signal can affect the performance of any A/D Converter. The ADC08D1020 features a duty cycle clock correction circuit which can maintain performance over temperature even in DES mode. The ADC will meet its performance specification if the input clock high and low times are maintained within the duty cycle range as specified in the Converter Electrical Characteristics.

High speed, high performance ADCs such as the ADC08D1020 require a very stable input clock signal with minimum phase noise or jitter. ADC jitter requirements are defined by the ADC resolution (number of bits), maximum ADC input frequency and the input signal amplitude relative to the ADC input full scale range. The maximum jitter (the sum of the jitter from all sources) allowed to prevent a jitter-induced reduction in SNR is found to be

$$t_{J(MAX)} = (V_{INFSR} / V_{IN(P-P)}) \times (1/(2^{(N+1)} \times \pi \times f_{IN}))$$

(3)

where $t_{J(MAX)}$ is the rms total of all jitter sources in seconds, $V_{IN(P-P)}$ is the peak-to-peak analog input signal, V_{INFSR} is the full-scale range of the ADC, "N" is the ADC resolution in bits and f_{IN} is the maximum input frequency, in Hertz, at the ADC analog input.

Note that the maximum jitter described above is the RSS sum of the jitter from all sources, including that in the ADC input clock, that added by the system to the ADC input clock and input signals and that added by the ADC itself. Since the effective jitter added by the ADC is beyond user control, the best the user can do is to keep the sum of the externally added input clock jitter and the jitter added by the analog circuitry to the analog signal to a minimum.

Input clock amplitudes above those specified in the Converter Electrical Characteristics may result in increased input offset voltage. This would cause the converter to produce an output code other than the expected 127/128 when both input pins are at the same potential.

SNAS372D - NOVEMBER 2007 - REVISED MARCH 2013



CONTROL PINS

Six control pins (without the use of the serial interface) provide a wide range of possibilities in the operation of the ADC08D1020 and facilitate its use. These control pins provide Full-Scale Input Range setting, Calibration, Calibration Delay, Output Edge Synchronization choice, LVDS Output Level choice and a Power Down feature.

Full-Scale Input Range Setting

The input full-scale range can be selected with the FSR control input (pin 14) in the normal mode of operation. The input full-scale range is specified as V_{IN} in the Converter Electrical Characteristics. In the extended control mode, the input full-scale range may be programmed using the Full-Scale Adjust Voltage register. See THE ANALOG INPUT for more information.

Calibration

The ADC08D1020 calibration must be run to achieve specified performance. The calibration procedure is run upon power-up and can be run any time on command. The calibration procedure is exactly the same whether there is an input clock present upon power up or if the clock begins some time after application of power. The CalRun output indicator is high while a calibration is in progress. Note that the DCLK outputs are not active during a calibration cycle by default and therefore are not recommended as system clock unless the Resistor Trim Disable feature is used (Reg.9h). The DCLK outputs are continuously present at the output only when the Resistor Trim Disable is active.

Power-On Calibration

Power-on calibration begins after a time delay following the application of power. This time delay is determined by the setting of CalDly, as described in the Calibration Delay Section, below.

The calibration process will be not be performed if the CAL pin is high at power up. In this case, the calibration cycle will not begin until the on-command calibration conditions are met. The ADC08D1020 will function with the CAL pin held high at power up, but no calibration will be done and performance will be impaired. A manual calibration, however, may be performed after powering up with the CAL pin high. See On-Command Calibration On-Command Calibration.

The internal power-on calibration circuitry comes up in an unknown logic state. If the input clock is not running at power up and the power on calibration circuitry is active, it will hold the analog circuitry in power down and the power consumption will typically be less than 200 mW. The power consumption will be normal after the clock starts.

On-Command Calibration

To initiate an on-command calibration, bring the CAL pin high for a minimum of t_{CAL_H} input clock cycles after it has been low for a minimum of t_{CAL_L} input clock cycles. Holding the CAL pin high upon power up will prevent execution of power-on calibration until the CAL pin is low for a minimum of t_{CAL_L} input clock cycles, then brought high for a minimum of another t_{CAL_H} input clock cycles. The calibration cycle will begin t_{CAL_H} input clock cycles after the CAL pin is thus brought high. The CalRun signal should be monitored to determine when the calibration cycle has completed.

The minimum t_{CAL_L} and t_{CAL_H} input clock cycle sequence is required to ensure that random noise does not cause a calibration to begin when it is not desired. As mentioned for best performance, a calibration should be performed 20 seconds or more after power up and repeated when the operating temperature changes significantly relative to the specific system design performance requirements.

By default, On-Command calibration also includes calibrating the input termination resistance and the ADC. However, since the input termination resistance, once trimmed at power-up, changes marginally with temperature, the user has the option to disable the input termination resistor trim, which will ensure that the DCLK is continuously present at the output during subsequent calibration. The Resistor Trim Disable can be programmed in register (address: 1h, bit 13) when in the Extended Control mode. Refer to REGISTER DESCRIPTION for register programming information.



SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

Calibration Delay

The CalDly input (pin 127) is used to select one of two delay times after the application of power to the start of calibration, as described in Calibration. The calibration delay values allow the power supply to come up and stabilize before calibration takes place. With no delay or insufficient delay, calibration would begin before the power supply is stabilized at its operating value and result in non-optimal calibration coefficients. If the PD pin is high upon power-up, the calibration delay counter will be disabled until the PD pin is brought low. Therefore, holding the PD pin high during power up will further delay the start of the power-up calibration cycle. The best setting of the CalDly pin depends upon the power-on settling time of the power supply.

Note that the calibration delay selection is not possible in the Extended Control mode and the short delay time is used.

Output Edge Synchronization

DCLK signals are available to help latch the converter output data into external circuitry. The output data can be synchronized with either edge of these DCLK signals. That is, the output data transition can be set to occur with either the rising edge or the falling edge of the DCLK signal, so that either edge of that DCLK signal can be used to latch the output data into the receiving circuit.

When OutEdge (pin 4) is high, the output data is synchronized with (changes with) the rising edge of the DCLK+ (pin 82). When OutEdge is low, the output data is synchronized with the falling edge of DCLK+.

At the very high speeds of which the ADC08D1020 is capable, slight differences in the lengths of the DCLK and data lines can mean the difference between successful and erroneous data capture. The OutEdge pin is used to capture data on the DCLK edge that best suits the application circuit and layout.

Reliable data capture can be achieved by using just one DCLK+/- signal for the full 32 signal data bus. However, if desired, the user may configure the OR+/- output as the second DCLK+/- output instead.

LVDS Output Level Control

The output level can be set to one of two levels with OutV (pin 3). The strength of the output drivers is greater with OutV high. With OutV low there is less power consumption in the output drivers, but the lower output level means decreased noise immunity.

For short LVDS lines and low noise systems, satisfactory performance may be realized with the OutV input low. If the LVDS lines are long and/or the system in which the ADC08D1020 is used is noisy, it may be necessary to tie the OutV pin high.

Dual Edge Sampling

The Dual Edge Sampling (DES) feature causes one of the two input pairs to be routed to both ADCs. The other input pair is deactivated. One of the ADCs samples the input signal on one input clock edge (duty cycle corrected), the other samples the input signal on the other input clock edge (duty cycle corrected). If the device is in the 1:2 output demultiplex mode, the result is an output data rate 1/4 that of the interleaved sample rate which is twice the input clock frequency. Data is presented in parallel on all four output buses in the following order: DQd, Dld, DQ, Dl. If the device is the non-demultiplex output mode, the result is an output data rate 1/2 that of the interleaved sample rate. Data is presented in parallel on two output buses in the following order: DQ, Dl.

To use this feature in the non-extended control mode, allow pin 127 to float and the signal at the "I" channel input will be sampled by both converters. The Calibration Delay will then only be a short delay.

In the extended control mode, either input may be used for dual edge sampling. See Dual-Edge Sampling.

Power Down Feature

The Power Down pins (PD and PDQ) allow the ADC08D1020 to be entirely powered down (PD) or the "Q" channel to be powered down and the "I" channel to remain active. See Power Down for details on the power down feature.

The digital data (+/-) output pins are put into a high impedance state when the PD pin for the respective channel is high. Upon return to normal operation, the pipeline will contain meaningless information and must be flushed.

Copyright © 2007–2013, Texas Instruments Incorporated

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013



www.ti.com

If the PD input is brought high while a calibration is running, the device will not go into power down until the calibration sequence is complete. However, if power is applied and PD is already high, the device will not begin the calibration sequence until the PD input goes low. If a manual calibration is requested while the device is powered down, the calibration will not begin at all. That is, the manual calibration input is completely ignored in the power down state.

THE DIGITAL OUTPUTS

The ADC08D1020 normally demultiplexes the output data of each of the two ADCs on the die onto two LVDS output buses (total of four buses, two for each ADC). For each of the two converters, the results of successive conversions started on the odd falling edges of the CLK+ pin are available on one of the two LVDS buses, while the results of conversions started on the even falling edges of the CLK+ pin are available on the other LVDS bus. This means that, the word rate at each LVDS bus is 1/2 the ADC08D1020 input clock rate and the two buses must be multiplexed to obtain the entire 1 GSPS conversion result.

Since the minimum recommended input clock rate for this device is 200 MSPS (normal non-DES mode), the effective rate can be reduced to as low as 100 MSPS by using the results available on just one of the the two LVDS buses and a 200 MHz input clock, decimating the 200 MSPS data by two.

There is one LVDS output clock pair (DCLK+/-) available for use to latch the LVDS outputs on all buses. However, the user has the option to configure the OR+/- output as a second DCLK+/- pair. Whether the data is sent at the rising or falling edge of DCLK is determined by the sense of the OutEdge pin, as described in Output Edge Synchronization.

DDR (Double Data Rate) clocking can also be used. In this mode a word of data is presented with each edge of DCLK, reducing the DCLK frequency to 1/4 the input clock frequency. See the Timing Diagram section for details.

The OutV pin is used to set the LVDS differential output levels. See LVDS Output Level Control.

The output format is Offset Binary. Accordingly, a full-scale input level with V_{IN} + positive with respect to V_{IN} - will produce an output code of all ones, a full-scale input level with V_{IN} - positive with respect to V_{IN} + will produce an output code of all zeros and when V_{IN} + and V_{IN} - are equal, the output code will vary between codes 127 and 128. A non-multiplexed mode of operation is available for those cases where the digital ASIC is capable of higher speed operation.

POWER CONSIDERATIONS

A/D converters draw sufficient transient current to corrupt their own power supplies if not adequately bypassed. A 33 μ F capacitor should be placed within an inch (2.5 cm) of the A/D converter power pins. A 0.1 μ F capacitor should be placed as close as possible to each V_A pin, preferably within one-half centimeter. Leadless chip capacitors are preferred because they have low lead inductance.

The V_A and V_{DR} supply pins should be isolated from each other to prevent any digital noise from being coupled into the analog portions of the ADC. A ferrite choke, such as the JW Miller FB20009-3B, is recommended between these supply lines when a common source is used for them.

As is the case with all high speed converters, the ADC08D1020 should be assumed to have little power supply noise rejection. Any power supply used for digital circuitry in a system where a lot of digital power is being consumed should not be used to supply power to the ADC08D1020. The ADC supplies should be the same supply used for other analog circuitry, if not a dedicated supply.

Supply Voltage

The ADC08D1020 is specified to operate with a supply voltage of $1.9V \pm 0.1V$. It is very important to note that, while this device will function with slightly higher supply voltages, these higher supply voltages may reduce product lifetime.

No pin should ever have a voltage on it that is in excess of the supply voltage or below ground by more than 150 mV, not even on a transient basis. This can be a problem upon application of power and power shut-down. Be sure that the supplies to circuits driving any of the input pins, analog or digital, do not come up any faster than does the voltage at the ADC08D1020 power pins.



SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

The Absolute Maximum Ratings should be strictly observed, even during power up and power down. A power supply that produces a voltage spike at turn-on and/or turn-off of power can destroy the ADC08D1020. The circuit of Figure 47 will provide supply overshoot protection.

Many linear regulators will produce output spiking at power-on unless there is a minimum load provided. Active devices draw very little current until their supply voltages reach a few hundred millivolts. The result can be a turn-on spike that can destroy the ADC08D1020, unless a minimum load is provided for the supply. The 100 Ω resistor at the regulator output provides a minimum output current during power-up to ensure there is no turn-on spiking.

In the circuit of Figure 47, an LM317 linear regulator is satisfactory if its input supply voltage is 4V to 5V. If a 3.3V supply is used, an LM1086 linear regulator is recommended.




Figure 47. Non-Spiking Power Supply

The output drivers should have a supply voltage, V_{DR} , that is within the range specified in the Operating Ratings table. This voltage should not exceed the V_A supply voltage.

If the power is applied to the device without an input clock signal present, the current drawn by the device might be below 200 mA. This is because the ADC08D1020 gets reset through clocked logic and its initial state is unknown. If the reset logic comes up in the "on" state, it will cause most of the analog circuitry to be powered down, resulting in less than 100 mA of current draw. This current is greater than the power down current because not all of the ADC is powered down. The device current will be normal after the input clock is established.

Thermal Management

The ADC08D1020 is capable of impressive speeds and performance at very low power levels for its speed. However, the power consumption is still high enough to require attention to thermal management. For reliability reasons, the die temperature should be kept to a maximum of 130°C. That is, T_A (ambient temperature) plus ADC power consumption times θ_{JA} (junction to ambient thermal resistance) should not exceed 130°C. This is not a problem if the ambient temperature is kept to a maximum of +85°C as specified in the Operating Ratings section.

Please note that the following are general recommendations for mounting exposed pad devices onto a PCB. This should be considered the starting point in PCB and assembly process development. It is recommended that the process be developed based upon past experience in package mounting.

The package of the ADC08D1020 has an exposed pad on its back that provides the primary heat removal path as well as excellent electrical grounding to the printed circuit board. The land pattern design for lead attachment to the PCB should be the same as for a conventional HLQFP, but the exposed pad must be attached to the board to remove the maximum amount of heat from the package, as well as to ensure best product parametric performance.

To maximize the removal of heat from the package, a thermal land pattern must be incorporated on the PC board within the footprint of the package. The exposed pad of the device must be soldered down to ensure adequate heat conduction out of the package. The land pattern for this exposed pad should be at least as large as the 5 x 5 mm of the exposed pad of the package and be located such that the exposed pad of the device is entirely over that thermal land pattern. This thermal land pattern should be electrically connected to ground. A clearance of at least 0.5 mm should separate this land pattern from the mounting pads for the package pins.

Copyright © 2007-2013, Texas Instruments Incorporated






Figure 48. Recommended Package Land Pattern

Since a large aperture opening may result in poor release, the aperture opening should be subdivided into an array of smaller openings, similar to the land pattern of Figure 48.

To minimize junction temperature, it is recommended that a simple heat sink be built into the PCB. This is done by including a copper area of about 2 square inches (6.5 square cm) on the opposite side of the PCB. This copper area may be plated or solder coated to prevent corrosion, but should not have a conformal coating, which could provide some thermal insulation. Thermal vias should be used to connect these top and bottom copper areas. These thermal vias act as "heat pipes" to carry the thermal energy from the device side of the board to the opposite side of the board where it can be more effectively dissipated. The use of 9 to 16 thermal vias is recommended.

The thermal vias should be placed on a 1.2 mm grid spacing and have a diameter of 0.30 to 0.33 mm. These vias should be barrel plated to avoid solder wicking into the vias during the soldering process as this wicking could cause voids in the solder between the package exposed pad and the thermal land on the PCB. Such voids could increase the thermal resistance between the device and the thermal land on the board, which would cause the device to run hotter.

If it is desired to monitor die temperature, a temperature sensor may be mounted on the heat sink area of the board near the thermal vias. Allow for a thermal gradient between the temperature sensor and the ADC08D1020 die of θ_{JC} (Thermal Pad) times typical power consumption = 2.8 x 1.8 = 5°C. Allowing for 6°C, including some margin for temperature drop from the pad to the temperature sensor, then, would mean that maintaining a maximum pad temperature reading of 124°C will ensure that the die temperature does not exceed 130°C, assuming that the exposed pad of the ADC08D1020 is properly soldered down and the thermal vias are adequate. (The inaccuracy of the temperature sensor is in addition to the above calculation).

LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. A single ground plane should be used, instead of splitting the ground plane into analog and digital areas.

Since digital switching transients are composed largely of high frequency components, the skin effect tells us that total ground plane copper weight will have little effect upon the logic-generated noise. Total surface area is more important than is total ground plane volume. Coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance that may seem impossible to isolate and remedy. The solution is to keep the analog circuitry well separated from the digital circuitry.

High power digital components should not be located on or near any linear component or power supply trace or plane that services analog or mixed signal components as the resulting common return current path could cause fluctuation in the analog input "ground" return of the ADC, causing excessive noise in the conversion result.

Generally, we assume that analog and digital lines should cross each other at 90° to avoid getting digital noise into the analog path. In high frequency systems, however, avoid crossing analog and digital lines altogether. The input clock lines should be isolated from ALL other lines, analog AND digital. The generally-accepted 90° crossing should be avoided as even a little coupling can cause problems at high frequencies. Best performance at high frequencies is obtained with a straight signal path.



The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. This is especially important with the low level drive required of the ADC08D1020. Any external component (e.g., a filter capacitor) connected between the converter's input and ground should be connected to a very clean point in the analog ground plane. All analog circuitry (input amplifiers, filters, etc.) should be separated from any digital components.

DYNAMIC PERFORMANCE

The ADC08D1020 is a.c. tested and its dynamic performance is ensured. To meet the published specifications and avoid jitter-induced noise, the clock source driving the CLK input must exhibit low rms jitter. The allowable jitter is a function of the input frequency and the input signal level, as described in THE CLOCK INPUTS.

It is good practice to keep the ADC input clock line as short as possible, to keep it well away from any other signals and to treat it as a transmission line. Other signals can introduce jitter into the input clock signal. The clock signal can also introduce noise into the analog path if not isolated from that path.

Best dynamic performance is obtained when the exposed pad at the back of the package has a good connection to ground. This is because this path from the die to ground is a lower impedance than offered by the package pins.

USING THE SERIAL INTERFACE

The ADC08D1020 may be operated in the non-extended control (non-Serial Interface) mode or in the extended control mode. Table 20 and Table 21 describe the functions of pins 3, 4, 14 and 127 in the non-extended control mode and the extended control mode, respectively.

Non-Extended Control Mode Operation

Non-extended control mode operation means that the Serial Interface is not active and all controllable functions are controlled with various pin settings. Pin 41 is the primary control of the extended control enable function. When pin 41 is logic high, the device is in the non-extended control mode. If pin 41 is floating and pin 52 is floating or logic high, the extended control enable function is controlled by pin 14. The device has functions which are pin programmable when in the non-extended control mode. An example is the full-scale range is controlled in the non-extended control mode by setting pin 14 high or low. Table 20 indicates the pin functions of the ADC08D1020 in the non-extended control mode.

Pin	Low	High	Floating
3	Reduced V _{OD}	Normal V _{OD}	n/a
4	OutEdge = Neg	OutEdge = Pos	DDR
127	CalDly Short	CalDly Long	DES
14	Reduced V _{IN}	Normal V _{IN}	Extended Control Mode

Table 20. Non-Extended Control Mode Operation (Pin 41 Floating and Pin 52 Floating or Logic High)

Pin 3 can be either high or low in the non-extended control mode. See NORMAL/EXTENDED CONTROL for more information.

Pin 4 can be high or low or can be left floating in the non-extended control mode. In the non-extended control mode, pin 4 high or low defines the edge at which the output data transitions. See Output Edge Synchronization for more information. If this pin is floating, the output clock (DCLK) is a DDR (Double Data Rate) clock (see Single Data Rate and Double Data Rate) and the output edge synchronization is irrelevant since data is clocked out on both DCLK edges.

Pin 127, if it is high or low in the non-extended control mode, sets the calibration delay. If pin 127 is floating, the calibration delay is the same as it would be with this pin low and the converter performs dual edge sampling (DES).

TEXAS INSTRUMENTS

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

www.ti.com

Table 21. Extended Control Mode Operation (Pin 41 Logic Low or Pin 14 Floating and Pin 52 Floating or Logic High)

Pin	Function								
3	SCLK (Serial Clock)								
4	SDATA (Serial Data)								
127	SCS (Serial Interface Chip Select)								



SNAS372D - NOVEMBER 2007 - REVISED MARCH 2013

www.ti.com

COMMON APPLICATION PITFALLS

Failure to write all register locations when using extended control mode. When using the serial interface, all nine address locations must be written at least once with the default or desired values before calibration and subsequent use of the ADC.

Driving the inputs (analog or digital) beyond the power supply rails. For device reliability, no input should go more than 150 mV below the ground pins or 150 mV above the supply pins. Exceeding these limits on even a transient basis may not only cause faulty or erratic operation, but may impair device reliability. It is not uncommon for high speed digital circuits to exhibit undershoot that goes more than a volt below ground. Controlling the impedance of high speed lines and terminating these lines in their characteristic impedance should control overshoot.

Care should be taken not to overdrive the inputs of the ADC08D1020. Such practice may lead to conversion inaccuracies and even to device damage.

Incorrect analog input common mode voltage in the d.c. coupled mode. As discussed in The Analog Inputs and THE ANALOG INPUT, the Input common mode voltage must remain within 50 mV of the V_{CMO} output, which has a variability with temperature that must also be tracked. Distortion performance will be degraded if the input common mode voltage is more than 50 mV from V_{CMO}.

Using an inadequate amplifier to drive the analog input. Use care when choosing a high frequency amplifier to drive the ADC08D1020 as many high speed amplifiers will have higher distortion than will the ADC08D1020, resulting in overall system performance degradation.

Driving the V_{BG} pin to change the reference voltage. As mentioned in THE REFERENCE VOLTAGE, the reference voltage is intended to be fixed by FSR pin or Full-Scale Voltage Adjust register settings. Over driving this pin will not change the full scale value, but can otherwise upset operation.

Driving the clock input with an excessively high level signal. The ADC input clock level should not exceed the level described in the Operating Ratings Table or the input offset could change.

Inadequate input clock levels. As described in THE CLOCK INPUTS, insufficient input clock levels can result in poor performance. Excessive input clock levels could result in the introduction of an input offset.

Using a clock source with excessive jitter, using an excessively long input clock signal trace, or having other signals coupled to the input clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR performance.

Failure to provide adequate heat removal. As described in Thermal Management, it is important to provide adequate heat removal to ensure device reliability. This can be done either with adequate air flow or the use of a simple heat sink built into the board. The backside pad should be grounded for best performance.

SNAS372D-NOVEMBER 2007-REVISED MARCH 2013

54 Submit Documentation Feedback

REVISION HISTORY

Changes from Revision C (March 2013) to Revision D							
•	Changed layout of National Data Sheet to TI format	53					

Texas Instruments	

www.ti.com



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADC08D1020CIYB/NOPB	ACTIVE	HLQFP	NNB	128	60	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	ADC08D1020 CIYB	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

NNB0128A





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated