



Sample &

Buy







ULN2003B

ZHCSCU6A-JUNE 2014-REVISED SEPTEMBER 2014

ULN2003B 高电压、 高电流达灵顿晶体管阵列

特性 1

- 输出泄漏电流 (ICEX) 超过 ULN2003A 的四倍
- 500mA 额定集电极电流(单路输出) .
- 高压输出 50V
- 钳位二极管输出
- 可兼容各类逻辑的输入 .
- 继电器驱动器应用

2 应用

- 继电器驱动器 •
- 锤式驱动器
- 灯驱动器 •
- 显示屏驱动器(LED 和气体放电元件)
- 线路驱动器
- 逻辑缓冲器

简化电路原理图 4

3 说明

ULN2003B 是一款高电压、高电流达灵顿晶体管阵 列。这个器件包含 7 个高压输出型 NPN 达灵顿晶体 管对,这些晶体管具有针对电感负载开关的共阴极钳位 二极管。 单个达灵顿对的集电极电流额定值为 500mA。将达灵顿对并联可以提供更高的电流。

ULN2003B 的每个达灵顿对具有一个 2.7kΩ 基极串联 电阻器,可直接用于晶体管逻辑 (TTL) 或互补金属氧 化物半导体 (CMOS) 器件。

部件号	封装	封装尺寸(标称值)		
	PDIP (16)	19.30mm x 6.35mm		
ULN2003B	SOIC (16)	9.90mm x 3.91mm		
	TSSOP (16)	5.00mm x 4.40mm		

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。





目录

1	特性	
2	应用	
3	说明	
4	简化	电路原理图1
5	修订	历史记录
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	Handling Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics, $T_A = 25^{\circ}C$
	7.6	Electrical Characteristics, $T_A = -40^{\circ}C$ to $105^{\circ}C$ 5
	7.7	Switching Characteristics, $T_A = 25^{\circ}C$
	7.8	Switching Characteristics, $T_A = -40^{\circ}C$ to $105^{\circ}C$ 5
	7.9	Typical Characteristics 6
	7.10	Thermal Information7
8	Para	ameter Measurement Information

5 修订历史记录

Changes from Original (June 2014) to Revision A						
•	完整版的最初发布版本。		1			

9	Deta	niled Description	9
	9.1	Overview	9
	9.2	Functional Block Diagram	9
	9.3	Feature Description	9
	9.4	Device Functional Modes	10
10	Арр	lication and Implementation	10
	10.1	Application Information	10
	10.2	Typical Application	10
11	Pow	ver Supply Recommendations	12
12	Lay	out	12
	-	Layout Guidelines	
	12.2	Layout Example	12
13	器件	:和文档支持	13
	13.1		
	13.2	静电放电警告	13
	13.3	术语表	13
14	机械	封装和可订购信息	13

TEXAS INSTRUMENTS

www.ti.com.cn



6 Pin Configuration and Functions

D, N, OR PW PACKAGE (TOP VIEW)							
1B [1	16	1C				
2B]	2	15	2C				
3B]	3	14	3C				
4B]	4	13	4C				
5B]	5	12	5C				
6B]	6	11	6C				
7B]	7	10	7C				
E]	8	9	COM				

Pin Functions

PIN		I/O	DESCRIPTION	
NAME	IE NO.		DESCRIPTION	
<1:7>B	1 - 7	Input	Channel 1 through 7 darlington base input	
<1:7>C 16 - 10 Output		Output	Channel 1 through 7 darlington collector output	
E	7	-	Common Emmitter shared by all channels (typically tied to ground)	
COM	8	Input/Output	Common cathode node for flyback diodes (required for inductive loads)	



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

at 25°C free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Collector-emitter voltage			50	V
	Clamp diode reverse voltage ⁽²⁾			50	V
VI	Input voltage ⁽²⁾			30	V
	Peak collector current ⁽³⁾⁽⁴⁾			500	mA
I _{OK}	Output clamp current			500	mA
	Total emitter-terminal current			-2.5	А
T _A	Operating free-air temperature range		-40	105	°C
		D package		81	
θ_{JA}	Package thermal impedance ⁽³⁾⁽⁴⁾	N package		49.7	°C/W
		PW package		105	
TJ	Operating virtual junction temperature			150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.

(3) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	T _{stg} Storage temperature range			150	°C
M	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		2000	
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾		500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
VI	0	5	V
V _{CC}	0	50	V
T _J Junction Temperature	-40	125	°C

7.4 Thermal Information

		ULN	ULN2003B			
	THERMAL METRIC ⁽¹⁾	PW	D	UNIT		
		16 PINS	16 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	105.4	81.2			
R _{0JCtop}	Junction-to-case (top) thermal resistance	32.9	40.3			
$R_{\theta JB}$	Junction-to-board thermal resistance	51.3	38.9	°C/W		
Ψ _{JT}	Junction-to-top characterization parameter	2.1	10.9			
Ψ_{JB}	Junction-to-board characterization parameter	50.6	38.7			

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics, $T_A = 25^{\circ}C$

	DADAMETED	TEST FIGURE	TEST CONDITIONS		U	ULN2003B		
PARAMETER			TEST	ONDITIONS	MIN	TYP	MAX	UNIT
				I _C = 200 mA			2.4	
V _{I(on)}	On-state input voltage	图 12	$V_{CE} = 2 V$	I _C = 250 mA			2.7	V
				I _C = 300 mA			3	
V _{CE(sat)}	Collector-emitter saturation voltage		$I_I = 250 \ \mu A$,	I _C = 100 mA		0.9	1.1	
		图 11	I _I = 350 μA,	I _C = 200 mA		1	1.3	- 1
			$I_{I} = 500 \ \mu A$,	I _C = 350 mA		1.2	1.6	
I _{CEX}	Collector cutoff current	图 8	V _{CE} = 50 V,	$I_{I} = 0$			10	μA
V _F	Clamp forward voltage	图 14	I _F = 350 mA			1.7	2	V
I _{I(off)}	Off-state input current	图 9	V _{CE} = 50 V,	I _C = 500 μA	50	65		μA
l _l	Input current	图 10	V _I = 3.85 V			0.93	1.35	mA
I _R	Clamp reverse current	图 13	V _R = 50 V				50	μA
Ci	Input capacitance		$V_{I} = 0,$	f = 1 MHz		15	25	pF

7.6 Electrical Characteristics, $T_A = -40^{\circ}C$ to $105^{\circ}C$

	PARAMETER	TEST FIGURE	TEST	ULN2003B			UNIT	
					MIN	TYP	MAX	
				I _C = 200 mA			2.7	
V _{I(on)}	On-state input voltage	图 12	$V_{CE} = 2 V$	I _C = 250 mA			2.9	V
				I _C = 300 mA			3	
V _{CE(sat)}			$I_{I} = 250 \ \mu A$,	I _C = 100 mA		0.9	1.2	
	Collector-emitter saturation voltage	图 11	$I_{I} = 350 \ \mu A$,	I _C = 200 mA		1	1.4	V
			$I_{I} = 500 \ \mu A$,	I _C = 350 mA		1.2	1.7	
I _{CEX}	Collector cutoff current	图 8	V _{CE} = 50 V,	$I_{1} = 0$			20	μA
VF	Clamp forward voltage	图 14	I _F = 350 mA			1.7	2.2	V
I _{I(off)}	Off-state input current	图 9	V _{CE} = 50 V,	I _C = 500 μA	30	65		μA
II.	Input current	图 10	V _I = 3.85 V			0.93	1.35	mA
I _R	Clamp reverse current	图 13	V _R = 50 V				100	μA
Ci	Input capacitance		$V_{I} = 0,$	f = 1 MHz		15	25	pF

7.7 Switching Characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output			0.25	1	μs
t _{PHL}	Propagation delay time, high- to low-level output			0.25	1	μs
V _{OH}	High-level output voltage after switching	$V_{\rm S}$ = 50 V, $I_{\rm O}$ ≈ 300 mA	V _S - 20			mV

7.8 Switching Characteristics, $T_A = -40^{\circ}C$ to $105^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output			1	10	μs
t _{PHL}	Propagation delay time, high- to low-level output			1	10	μs
V _{OH}	High-level output voltage after switching	$V_{\rm S}$ = 50 V, $I_{\rm O}$ ≈ 300 mA	V _S - 50			mV

TEXAS INSTRUMENTS

ULN2003B ZHCSCU6A – JUNE 2014–REVISED SEPTEMBER 2014

www.ti.com.cn

7.9 Typical Characteristics





7.10 Thermal Information



TEXAS INSTRUMENTS

ULN2003B ZHCSCU6A – JUNE 2014–REVISED SEPTEMBER 2014

www.ti.com.cn

8 Parameter Measurement Information





9 Detailed Description

9.1 Overview

This standard device has proven ubiquity and versatility across a wide range of applications. This is due to it's integration of 7 Darlington transistors that are capable of sinking up to 500 mA and wide GPIO range capability.

The ULN2003B comprises seven high voltage, high current NPN Darlington transistor pairs. All units feature a common emitter and open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads. The ULN2003B has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5.0 V or 3.3 V. The ULN2003B offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

This device can operate over a wide temperature range (-40°C to 105°C).

9.2 Functional Block Diagram



All resistor values shown are nominal.

图 15. Schematic (Each Comparator)

9.3 Feature Description

Each channel of ULN2003B consists of Darlington connected NPN transistors. This connection creates the effect of a single transistor with a very high current gain (β 2). This can be as high as 10,000 A/A at certain currents. The very high β allows for high output current drive with a very low input current, essentially equating to operation with low GPIO voltages.

The GPIO voltage is converted to base current via the 2.7 k Ω resistor connected between the input and base of the pre-driver Darlington NPN. The 7.2 k Ω & 3.0 k Ω resistors connected between the base and emitter of each respective NPN act as pull-downs and suppress the amount of leakage that may occur from the input.

The diodes connected between the output and COM pin is used to suppress the kick-back voltage from an inductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the coils causes a reverse current to flow into the coil supply via the kick-back diode.

In normal operation the diodes on base and collector pins to emitter will be reversed biased. If these diode are forward biased, internal parasitic NPN transistors will draw (a nearly equal) current from other (nearby) device pins.



9.4 Device Functional Modes

9.4.1 Inductive Load Drive

When the COM pin is tied to the coil supply voltage, ULN2003B is able to drive inductive loads and supress the kick-back voltage via the internal free wheeling diodes.

9.4.2 Resistive Load Drive

When driving a resistive load, a pull-up resistor is needed in order for ULN2003B to sink current and for there to be a logic high level. The COM pin can be left floating for these applications.

10 Application and Implementation

注 Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

ULN2003B will typically be used to drive a high voltage and/or current peripheral from an MCU or logic device that cannot tolerate these conditions. The following design is a common application of ULN2003B, driving inductive loads. This includes motors, solenoids & relays. Each load type can be modeled by what's seen in 图 16.

10.2 Typical Application







Typical Application (接下页)

10.2.1 Design Requirements

For this design example, use the parameters listed in $\frac{1}{8}$ 1 as the input parameters.

表 1. Design Paramete	ers	
----------------------	-----	--

DESIGN PARAMETER	EXAMPLE VALUE			
GPIO Voltage	3.3 V or 5.0 V			
Coil Supply Voltage	12 V to 48 V			
Number of Channels	7			
Output Current (R _{COIL})	20 mA to 300 mA per channel			
Duty Cycle	100%			

10.2.2 Detailed Design Procedure

When using ULN2003B in a coil driving application, determine the following:

- Input Voltage Range
- Temperature Range
- Output & Drive Current
- Power Dissipation

10.2.2.1 Drive Current

The coil current is determined by the coil voltage (VSUP), coil resistance & output low voltage (V_{OL} or $V_{CE(SAT)}$). $I_{COIL} = (V_{SUP} - V_{CE(SAT)}) / R_{COIL}$ (1)

10.2.2.2 Output Low Voltage

The output low voltage (V_{OL}) is the same thing as $V_{CE(SAT)}$ and can be determined by, \mathbb{X} 1, \mathbb{X} 2, or \mathbb{X} 5.

10.2.2.3 Power Dissipation & Temperature

The number of coils driven is dependent on the coil current and on-chip power dissipation. The number of coils driven can be determined by \mathbb{E} 6 or \mathbb{E} 7.

For a more accurate determination of number of coils possible, use the below equation to calculate ULN2003B on-chip power dissipation P_D :

$$P_{D} = \sum_{i=1}^{N} V_{OLi} \times I_{Li}$$

Where:

N is the number of channels active together.

V_{OLi} is the OUT_i pin voltage for the load current I_{Li}. This is the same as V_{CE(SAT)}

(2)

In order to guarantee reliability of ULN2003B and the system the on-chip power dissipation must be lower that or equal to the maximum allowable power dissipation ($PD_{(MAX)}$) dictated by below equation $\Delta \mathfrak{A}$ 3.

$$\mathsf{PD}_{(\mathsf{MAX})} = \left(\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}\right)_{\theta_{\mathsf{JA}}}$$

Where:

 $T_{J(MAX)}$ is the target maximum junction temperature.

 T_{A} is the operating ambient temperature.

 θ_{JA} is the package junction to ambient thermal resistance.

(3)

It is recommended to limit ULN2003B IC's die junction temperature to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation.

ULN2003B

ZHCSCU6A-JUNE 2014-REVISED SEPTEMBER 2014



www.ti.com.cn

10.2.3 Application Curves

The following curves were generated with ULN2003B driving an OMRON G5NB relay – V_{in} = 5.0V; V_{sup} = 12 V & R_{COIL} = 2.8 $k\Omega$



11 Power Supply Recommendations

This part does not need a power supply; however, the COM pin is typically tied to the system power supply. When this is the case, it is very important to make sure that the output voltage does not heavily exceed the COM pin voltage. This will heavily forward bias the fly-back diodes and cause a large current to flow into COM, potentially damaging the on-chip metal or over-heating the part.

12 Layout

12.1 Layout Guidelines

Thin traces can be used on the input due to the low current logic that is typically used to drive UNL2003B. Care must be taken to separate the input channels as much as possible, as to eliminate cross-talk. Thick traces are recommended for the output, in order to drive whatever high currents that may be needed. Wire thickness can be determined by the trace material's current density and desired drive current.

Since all of the channels currents return to a common emitter, it is best to size that trace width to be very wide. Some applications require up to 2.5 A.

12.2 Layout Example



图 19. Package Layout



13 器件和文档支持

13.1 商标

All trademarks are the property of their respective owners.

13.2 静电放电警告

这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损 伤。

13.3 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

14 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对 本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售 都遵循在订单确认时所提供的TI 销售条款与条件。

TI保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权 限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明 示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法 律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障 及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而 对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2014, 德州仪器半导体技术(上海)有限公司



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ULN2003BDR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 105	ULN2003B	Samples
ULN2003BN	ACTIVE	PDIP	N	16	25	RoHS & Non-Green	SN	N / A for Pkg Type	-40 to 105	ULN2003BN	Samples
ULN2003BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 105	UN2003B	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ULN2003BDR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
ULN2003BDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
ULN2003BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ULN2003BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

30-Dec-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ULN2003BDR	SOIC	D	16	2500	364.0	364.0	27.0
ULN2003BDR	SOIC	D	16	2500	853.0	449.0	35.0
ULN2003BPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
ULN2003BPWR	TSSOP	PW	16	2000	853.0	449.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司