ZHCS265G -OCTOBER 2011-REVISED JANUARY 2013

双通道、限流、配电开关

查询样品: TPS2052C, TPS2062C, TPS2062C-2, TPS2066C, TPS2066C-2, TPS2060C, TPS2064C, TPS2064C-2, TPS2002C, TPS2003C

特性

- 双电源开关系列
- 0.5A, 1A, 1.5A, 2A 的额定电流
- 准确度为 ±20% 的电流限值容限
- 快速过流响应 2µs (典型值)
- 70mΩ(典型值)高侧 N 通道金属氧化物半导体场效应晶体管 (MOSFET)
- 工作电压范围: 4.5V 至 5.5V
- 去尖峰脉冲故障报告 (FLTx)
- 所选的具有 (TPS20xxC) 和不具有 (TPS20xxC-2) 输出放电的部件

- 反向电流阻断
- 内置软启动
- 与现有的**TI** 开关系列产品引脚到引脚相对应
- 环境温度范围: -40°C 至 85°C

应用范围

- USB 端口/集线器、笔记本、台式机
- 高清数字电视
- 机顶盒
- 短路保护功能

说明

TPS20xxC 和 TPS20xxC-2 双配电开关系列产品用于诸如 USB 等有可能遇到高电容负载和短路的应用。 这一系列产品为电流介于 0.5A 和 2A 之间的应用提供具有固定电流限值阀值的多种器件。

当输出负载超过电流限值阀值时,TPS20xxC 和 TPS20xxC-2 通过运行在恒定电流模式下来将输出电流限制在安全的水平上。 这就在所有条件下提供了一个可预计的故障电流。 当输出被短接时,快速过载响应时间减轻了主 5V 电源提供稳压电源的负担。 为了大大减少打开和关闭期间的电流冲击,电源开关的上升和下降次数受到控制。




Figure 1. TYPICAL APPLICATION

Table 1. Devices

RATED CURRENT	DEVICES				
RATED CURRENT	DEVICES	MSOP-8 (PowerPad™)	SON -10	SOIC-8	SON-8
0.5 A	TPS2052C	Active	_	_	_
1 A	TPS2062C and 66C	Active and Active	_	Active and Active	_
1 A	TPS2062C-2 and 66C-2	— and Active	_	_	Active and —
1.5 A	TPS2060C and 64C	Active and Active	_	_	_
1.5 A	TPS2064C-2	Active	_	_	_
2 A	TPS2002C and 03C	_	Active and Active	_	_

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ZHCS265G -OCTOBER 2011-REVISED JANUARY 2013

STRUMENTS

www.ti.com.cn



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DEVICE INFORMATION(1)(2)

MAXIMUM		OUTPUT	BASE PART	P.A	ACKAGE DEVICES a	nd MARKING	3)
OPERATING CURRENT	ENABLE	DISCHARGE	NUMBER	SOIC-8 (D)	MSOP-8 (DGN) PowerPAD™	SON-10 (DRC)	SON-8 (DRB)
0.5	High	Υ	TPS2052C	-	PYNI	-	_
1	Low	Υ	TPS2062C	2062C	VRBQ	-	_
1	Low	N	TPS2062C-2	_	-	-	PYVI
1	High	Υ	TPS2066C	2066C	VRDQ	-	-
1	High	N	TPS2066C-2	-	PYUI	-	_
1.5	Low	Υ	TPS2060C	_	VRAQ	-	-
1.5	High	Υ	TPS2064C	-	VRCQ	-	_
1.5	High	N	TPS2064C-2	-	PYTI	-	-
2	Low	Υ	TPS2002C	-	-	VREQ	_
2	High	Υ	TPS2003C	-	-	VRFQ	-

- (1) For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Package code for MSOP-8 is "DGN" and for SON is "DRC".
- (3) "-" indicates the device is not available in this package.

ABSOLUTE MAXIMUM RATINGS(1)(2)

		VA	LUE	LINUT	
		MIN	UNIT		
Voltage i	range on IN, OUTx, ENx or ENx, FLTx (3)	-0.3	6	V	
Voltage i	range from IN to OUT	-6	-6 6		
Maximun	m junction temperature, T _J	Interna	ly Limited	°C	
	Human Body Model		2	kV	
ESD	Charged Device Model		500	V	
	IEC 61000-4-2, Contact / Air ⁽⁴⁾		8 / 15	kV	

- (1) Absolute maximum ratings apply over recommended junction temperature range.
- (2) All voltages are with respect to GND unless otherwise noted.
- (3) See INPUT AND OUTPUT CAPACITANCE section.
- (4) V_{OUT} was surged on a PCB with input and output bypassing per Figure 1 (except input capacitor was 22 μF) with no device failure.

THERMAL INFORMATION

	THERMAL METRIC (1)(2)	D	DGN	DRC	DRB	LINUTC
	THERMAL METRIC	8 PINS	8 PINS	10 PINS	8-PINS	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	129.9	57.2	45.4	50.8	
θ_{JCtop}	Junction-to-case (top) thermal resistance	83.5	110.5	58	60.3	
θ_{JB}	Junction-to-board thermal resistance	70.4	60.7	21.1	26.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	36.6	7.8	1.9	2.1	· C/VV
ΨЈВ	Junction-to-board characterization parameter	66.9	24	21.3	26.5	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	14.3	9.1	9.8	

- (1) 有关传统和新的热 度量的更多信息,请参阅*IC 封装热度量*应用报告, SPRA953。
- (2) 有关该器件的基于印刷电路板 (PCB) 覆铜区的热评估信息, 请参阅TI PCB 热应力 计算。



RECOMMENDED OPERATING CONDITIONS

			MIN	NOM MAX	UNIT
V_{IN}	Input voltage, IN		4.5	5.5	\/
V _{Enable}	Input voltage, ENx or ENx		0	5.5	V
		TPS2052C		0.5	
		TPS2062C, 62C-2, 66C, and 66C-2		1	
I _{OUTx}	Continuous ouput current, OUTx	TPS2060C, 64Cand 64C-2		1.5	A
		TPS2002C and 03C		2	
TJ	Operating junction temperature		-40	125	°C
I _{FLTx}	Sink current into FLTx		0	5	mA

ELECTRICAL CHARACTERISTICS(1)

 $T_{.I} = T_A = 25^{\circ}C$, $V_{IN} = 5$ V, $V_{ENx} = V_{IN}$ or $V_{\overline{ENx}} = 0$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	;	MIN	TYP	MAX	UNIT	
POWER	SWITCH							
		TPS2052C (0.5 A)	DGN		70	84		
		TPS2052C (0.5 A) -40°C ≤ (T _J , T _A) ≤ 85°C	DGN		70	95		
		TPS2062C, 66C, and 66C-2 (1 A)	DGN		70	84		
		TPS2062C, 66C, and 66C-2 (1 A), -40°C ≤ (T _J , T _A) ≤ 85°C	DGN		70	95		
		TPS2062C and 66C (1 A)	D		90	108		
r _{DS(on)}	On-resistance	TPS2062C and 66C (1 A), -40°C ≤ (T _J , T _A) ≤ 85°C	D		90	122	mΩ	
D3(011)		TPS2062C-2 (1 A)	DRB		73	87		
		TPS2062C-2 (1 A) -40°C ≤ (T _J , T _A) ≤ 85°C	DRB		73	101		
		TPS2060C, 64C, and 64C-2 (1.5 A)	·		70	84		
		TPS2060C, 64C, and 64C-2 (1.5 A), T _A) ≤ 85°C		70	95)5		
		TPS2002C and 03C (2 A)	TPS2002C and 03C (2 A)			84	34	
		TPS2002C and 03C (2 A), -40°C ≤ (70	95			
CURREI	NT LIMIT		<u> </u>					
		TPS2052C (0.5 A)	0.75	1	1.25	A		
	Current limit See Figure 7	TPS2062C, 62C-2, 66C, and 66C-2	1.28	1.61	1.94			
los	Current limit, See Figure 7	TPS2060C, 64C, and 64C-2 (1.5 A)	1.83	2.29	2.75			
		TPS2002C and 03C (2 A)	2.55	3.15	3.77			
t _{iOS}	Short-circuit response time	V_{IN} = 5 V (see Figure 6), One-half full load \rightarrow R _(SHORT) = 50 m application to when current falls belo value	Ω, Measure from w 120% of final		2		μs	
SUPPLY	CURRENT							
I _{SD}	Supply current, device disabled	$I_{(OUTx)} = 0 \text{ mA}$			0.01	1		
I _{S1E}	Supply current, single switch enabled	I _(OUTx) = 0 mA			60	75		
I _{S2E}	Supply current, both switches enabled	I _(OUTx) = 0 mA			100	120	μA	
I _{LKG}	Leakage current	$V_{OUT} = 0 \text{ V}, V_{IN} = 5.5 \text{ V}, \text{ disabled}, \\ \text{measured } I_{VIN}$ TPS20xxC-2			0.05	1	F	
-	Reverse leakage current $V_{OUT} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}, \text{ measured } I_{OUTx}$				0.15	1		
OUTPUT	T DISCHARGE							
R _{PD}	Output pull-down resistance ⁽²⁾	V _{IN} = V _(OUTx) = 5 V, disabled	TPS20xxC	400	470	600	Ω	

Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature
These parameters are provided for reference only, and do not constitute part of Tl's published device specifications for purposes of Tl's product warranty.

ZHCS265G - OCTOBER 2011-REVISED JANUARY 2013

INSTRUMENTS

www.ti.com.cn

ELECTRICAL CHARACTERISTICS

 $-40^{\circ}\text{C} \le (\text{T}_{\text{J}} = \text{T}_{\text{A}}) \le 125^{\circ}\text{C}, 4.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}, \text{V}_{\text{ENx}} = \text{V}_{\text{IN}} \text{ or } \text{V}_{\overline{\text{ENx}}} = 0 \text{ V}, \text{I}_{\text{OUTx}} = 0 \text{ A}, \text{ typical values are at 5 V and } 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS ⁽¹)	MIN	TYP	MAX	UNIT
POWER	SWITCH						
		TPS2052C (0.5 A)	DGN		70	112	
		TPS2062C, 66C, and 66C-2 (1 A)	DGN		70	112	
_	0	TPS2062C and 66C (1 A)	D		90	135	0
r _{DS(on)}	On-resistance	TPS2062C-2 (1 A)		73	115	mΩ	
		TPS2060C, 64C, and 64C-2 (1.5 A)	DGN		70	112	
		TPS2002C and 03C (2 A)	DRC		70	112	
ENABLI	E INPUT (ENx or ENx)						
V _{IH}	ENx (ENx), High-level input voltage	4.5 V ≤ VIN ≤ 5.5 V		2			
V _{IL}	ENx (ENx), Low-level input Voltage					0.8	V
	Hysteresis	V _{IN} = 5 V			0.14		
	Leakage current	V _{ENx} = 5.5 V or 0 V, V _{ENx} = 0 V or 5.5 V	V	-1	0	1	μA
+	Turn-on time (2)	V_{IN} = 5 V, C_L = 1 μF, R_L = 100 Ω, ENx ENx \downarrow , See Figure 4, Figure 5, and Fig					ms
t _{on}	rum-on ume	1 A, 1.5 A, 2 A Rated		1.4	1.9	2.4	1113
+	Turn-off time ⁽²⁾	$V_{IN} = 5 \text{ V}$, $C_L = 1 \mu\text{F}$, $R_L = 100 \Omega$, ENx $\overline{\text{EN}}$ \downarrow , See Figure 4, Figure 5, and Figure 5					me
t _{off}	rum-on time V	1 A, 1.5 A, 2 A Rated	1.95	2.60	3.25	ms	
		$C_L = 1 \mu F, R_L = 100 \Omega$, see Figure 3		2.00	0.20		
t _r	Rise time, output (2)	1 A, 1.5 A, 2 A Rated	0.58	0.82	1.15	ms	
		$C_L = 1 \mu F, R_L = 100 \Omega$, see Figure 3	0.00	0.02	1.10		
t_{f}	Fall time, output (2)	1 A, 1.5 A, 2 A Rated		0.33	0.47	0.66	ms
CURRE	NT LIMIT	,,				3.55	
		TPS2052C (0.5A)		0.7	1	1.3	
		TPS2062C, 62C-2, 66C, and 66C-2 (1	A)	1.12	1.61	2.10	Α
los	Current-limit, See Figure 7	TPS2060C, 64C, and 64C-2 (1.5 A)		1.72	2.29	2.86	
		TPS2002C and 03C (2 A)	2.35	3.15	3.95		
t _{IOS}	Short-circuit response time	$V_{\text{IN}} = 5 \text{ V (see Figure 6), One-half full I} 50 m\Omega, measure from application to wheleow 120% of final value$			2		μs
SUPPLY	CURRENT						
I_{SD}	Supply current, switch disabled	Standard conditions, $I_{(OUTx)} = 0$ mA			0.01	10	
I _{S1E}	Supply current, single switch enabled	Standard conditions, $I_{(OUTx)} = 0$ mA				90	
I _{S2E}	Supply current, both switches enabled	Standard conditions, $I_{(OUTx)} = 0$ mA				150	μA
I _{LKG}	Leakage current	$V_{\rm OUT}$ = 0 V, $V_{\rm IN}$ = 5.5 V, disabled, measured I _{VIN}			0.05		P
	Reverse leakage current	$V_{OUT} = 5.5 \text{ V}, V_{IN} = 0 \text{ V}, \text{ measured } I_{(OU)}$	Tx)		0.20		
UNDER	VOLTAGE LOCKOUT						
UVLO	Low-level input voltage, IN	VIN rising		3.4		4.0	V
	Hysteresis, IN				0.14		V
FLTx							
	Output low voltage, FLTx	$I_{\overline{(FLTx)}} = 1 \text{ mA}$				0.2	V
	Off-state leakage	V _(FLTx) = 5.5 V				1	μΑ
	FLTx deglitch (2)	FLTx overcurrent assertion and deasse	ertion	7	10	13	ms

⁽¹⁾ Pulsed testing techniques maintain junction temperature approximately equal to ambient temperature

⁽²⁾ These parameters are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.



ELECTRICAL CHARACTERISTICS (continued)

 $-40^{\circ}\text{C} \le (\text{T}_{\text{J}} = \text{T}_{\text{A}}) \le 125^{\circ}\text{C}$, $4.5 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$, $\text{V}_{\text{ENx}} = \text{V}_{\text{IN}}$ or $\text{V}_{\overline{\text{ENx}}} = 0 \text{ V}$, $\text{I}_{\text{OUTx}} = 0 \text{ A}$, typical values are at 5 V and 25°C (unless otherwise noted)

PARAMETER	TEST CONDITION	TEST CONDITIONS ⁽¹⁾		TYP	MAX	UNIT
OUTPUT DISCHARGE						
Output pull down resistance (3)	V _{IN} = 5 V, V _{OUT} = 5 V, disabled	TPS20xxC	300	470	800	0
Output pull-down resistance (3)	V _{IN} = 4 V, V _{OUT} = 5 V, disabled	350	560	1200	Ω	
THERMAL SHUTDOWN					·	
Junction thermal shutdown threshold	In current limit	In current limit				°C
Junction thermal shutdown threshold	Not in current limit	Not in current limit				
Hysteresis				20		°C

(3) These parameters are provided for reference only, and do not constitute part of Tl's published device specifications for purposes of Tl's product warranty.




Figure 2. Output Rise / Fall Test Load



Figure 3. Power-On and Off Timing




Figure 4. Enable Timing, Active High Enable




Figure 5. Enable Timing, Active Low Enable




Figure 6. Output Short Circuit Parameters




Figure 7. Output Characteristic Showing Current Limit



FUNCTIONAL BLOCK DIAGRAM




Figure 8. TPS20xxC FUNCTIONAL BLOCK DIAGRAM




Figure 9. TPS20xxC-2 FUNCTIONAL BLOCK DIAGRAM

ZHCS265G -OCTOBER 2011-REVISED JANUARY 2013

DEVICE INFORMATION

PIN FUNCTIONS - MSOP-8 PACKAGES

NAME	TPS2052C TPS2066C TPS2066C-2 TPS2064C TPS2064C-2	TPS2062C TPS2060C	I/O	DESCRIPTION
GND	1	1	Pwr	Ground connection
IN	2	2	I	Input voltage and power-switch drain; connect a 0.1 μF or greater ceramic capacitor from IN to GND close to the IC
EN1	3	-	I	Enable input channel 1, logic high turns on power switch
EN1	-	3	I	Enable input channel 1, logic low turns on power switch
EN2	4	-	I	Enable input channel 2, logic high turns on power switch
EN2	-	4	I	Enable input channel 2, logic low turns on power switch
FLT2	5	5	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 2
OUT2	6	6	0	Power-switch output channel 2, connected to load
OUT1	7	7	0	Power-switch output channel 1, connected to load
FLT1	8	8	0	Active-low open-drain output, asserted during over-current, or overtemperature conditions on channel 1
PowerPAD™	PAD	PAD	Pwr	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PAD to GND plane as a heatsink.

PIN FUNCTIONS - SOIC-8 PACKAGES

NAME	TPS2066C	TPS2062C	I/O	DESCRIPTION
GND	1	1	Pwr	Ground connection
IN	2	2	I	Input voltage and power-switch drain; connect a 0.1 μF or greater ceramic capacitor from IN to GND close to the IC
EN1	3	-	I	Enable input channel 1, logic high turns on power switch
EN1	-	3	I	Enable input channel 1, logic low turns on power switch
EN2	4	-	I	Enable input channel 2, logic high turns on power switch
EN2	-	4	I	Enable input channel 2, logic low turns on power switch
FLT2	5	5	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 2
OUT2	6	6	0	Power-switch output channel 2, connected to load
OUT1	7	7	0	Power-switch output channel 1, connected to load
FLT1	8	8	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 1

PIN FUNCTIONS - SON-10 PACKAGES

NAME	TPS2003C	TPS2002C	I/O	DESCRIPTION
GND	1	1	Pwr	Ground connection
IN	2, 3	2, 3	I	Input voltage and power-switch drain; connect a 0.1 μF or greater ceramic capacitor from IN to GND close to the IC
EN1	4	_	I	Enable input channel 1, logic high turns on power switch
EN1	-	4	I	Enable input channel 1, logic low turns on power switch
EN2	5	_	I	Enable input channel 2, logic high turns on power switch
EN2	-	5	I	Enable input channel 2, logic low turns on power switch
FLT2	6	6	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 2
NC	7	7		No connect – leave floating.
OUT2	8	8	0	Power-switch output channel 2, connect to load
OUT1	9	9	0	Power-switch output channel 1, connect to load
FLT1	10	10	0	Active-low open-drain output, asserted during overcurrent, or overtemperature conditions on channel 1
PowerPAD™	PAD	PAD	Pwr	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PAD to GND plane as a heatsink.



PIN FUNCTIONS - SON-8 PACKAGES

NAME	TPS2062C-2	I/O	DESCRIPTION
GND	1	Pwr	Ground connection
IN	2	I	Input voltage and power-switch drain; connect a 0.1 μF or greater ceramic capacitor from IN to GND close to the IC
EN1	3	I	Enable input channel 1, logic low turns on power switch
EN2	4	I	Enable input channel 2, logic low turns on power switch
FLT2	5	0	Active-low open-drain output, asserted during over-current, or over-temperature conditions on channel 2
OUT2	6	0	Power-switch output channel 2, connect to load
OUT1	7	0	Power-switch output channel 1, connect to load
FLT1	8	0	Active-low open-drain output, asserted during over-current, or over-temperature conditions on channel 1
PowerPAD™	PAD	Pwr	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PAD to GND plane as a heatsink.

TYPICAL CHARACTERISTICS




Figure 10. Test Circuit for System Operation in Typical Characteristics Section




Figure 11. TPS2062C Turn on Delay and Rise Time With 1-µF Load




Figure 12. TPS2062C Turn off Delay and Fall Time With 1-μF Load



TYPICAL CHARACTERISTICS (continued)




Figure 13. TPS2062C Turn on Delay and Rise Time With 150-μF Load




Figure 14. TPS2062C Turn off Delay and Fall Time With 150-µF Load




Figure 15. TPS2062C Enable Into Short




Figure 16. TPS2062C Inrush Current With Different Load Capacitance




Figure 17. TPS2062C Power Up - Enabled





Figure 18. TPS2062C Power Down - Enabled












Figure 20. TPS2062C Enable With 1-Ω Load




Figure 21. TPS2062C Enable/Disable into Output Short




Figure 22. TPS2062C Enable/Disable into 10-Ω Load




Figure 23. TPS2064C Enable into Short




Figure 24. TPS2064C Enable into 3.3 Ω and 150- $\!\mu F$ Laod



TYPICAL CHARACTERISTICS (continued)




Figure 25. TPS2064C Short Applied




Figure 26. TPS2003C Enable into Short




Figure 27. TPS2003C Enable into 2.5 Ω and 150- μ F Laod




Figure 28. Current Limit (I_{OS}) vs Temperature




Figure 29. Input - output Resistance (R_{DS(ON)}) vs Temperature




Figure 30. Supply Current (Device Disable) - I_{SD} vs Temperature



TYPICAL CHARACTERISTICS (continued)




Figure 31. Supply Current (Enable) - I_{SE} vs Temperature

ZHCS265G - OCTOBER 2011 - REVISED JANUARY 2013

DETAILED DESCRIPTION

OVERVIEW

The TPS20xxC and TPS20xxC-2 dual are current-limited, power-distribution switches providing between 0.5 A and 2 A of continuous load current in 5-V circuits. These parts use N-channel MOSFETs for low resistance, maintaining output voltage load regulation. They are designed for applications where short circuits or heavy capacitive loads are encountered. Device features include UVLO, ON/OFF control (Enable), reverse blocking when disabled, output discharge when TPS20xxC disabled, overcurrent protection, overtemperature protection, and deglitched fault reporting. They are pin for pin with existing *TI Switch Portfolio*.

UNDERVOLTAGE LOCKOUT (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch when the input voltage is below the UVLO threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage drop from large current surges. FLTx is high impedance when the TPS20xxC and TPS20xxC-2 dual are in UVLO.

ENABLE (ENx or ENx)

The logic input of ENx or ENx disables all of the internal circuitry while maintaining the power switch OFF. The supply current of the device can be reduced to less than 1 µA when both switches are disabled. A logic low input on ENx or a logic high input on ENx enables the driver, control circuits, and power switch of corresponding channel.

The ENx or ENx input voltage is compatible with both TTL and CMOS logic levels. The FLTx is immediately cleared and the output discharge circuit is enabled when the device is disabled.

DEGLITCHED FAULT REPORTING

FLTx is an open-drain output that <u>asserts</u> (active low) during an overcurrent or overtemperature condition on each corresponding channel. The FLTx output remains asserted until the fault condition is removed or the channel is disabled. The TPS20xxC and TPS20xxC-2 dual eliminates false FLTx reporting by using internal delay circuitry after entering or leaving an overcurrent condition. The "deglitch" time is typically 10 ms. This ensures that FLTx is not accidentally asserted under overcurrent conditions with a <u>short</u> time, such as starting into a heavy capacitive load. Over temperature conditions are not deglitched. The FLTx pin is high impedance when the device is disabled and in undervoltage lockout (UVLO). The fault circuits are independent so that another channel continues to operate when one channel is in a fault condition.

OVERCURRENT PROTECTION

The TPS20xxC and TPS20xxC-2 dual responds to overloads by limiting each channel output current to the static I_{OS} levels shown in the *Electrical Characteristics* table. When an overload condition is present, the device maintains a constant current (I_{OS}) and reduces the output voltage accordingly, with the output voltage falling to (I_{OS} x R_{SHORT}). Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before voltage is applied to IN. The device senses over-current and immediately switches into a constant-current output. In the second condition, a short or an overload occurs while the device is enabled. At the instant a short -circuit occurs, high currents may flow for several microseconds (t_{IOS}) before the current-limit circuit reacts. The device operates in constant-current mode after the current-limit circuit has responded. In the third condition, the load is increased gradually beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached. The devices are capable of delivering current up to the current-limit threshold without damage. Once the threshold is reached, the device switches into constant-current mode. For all of the above three conditions, the device may begin thermal cycling if the overcurrent condition persists.

ZHCS265G - OCTOBER 2011-REVISED JANUARY 2013



www.ti.com.cn

OVERTEMPERATURE PROTECTION

The TPS20xxC and TPS20xxC-2 dual includes per channel overtemperature protection circuitry, which activates at 135°C (min) junction temperature while in current limit. There is an overall thermal shutdown of 155°C (min) junction temperature when the TPS20xxC and TPS20xxC-2 dual are not in current limit. The device remains off until the junction temperature cools 20°C and then restarts. Thermal shutdown may occur during an overload due to the relatively large power dissipation [($V_{IN} - V_{OUT}$) × I_{OS}] driving the junction temperature up. The power switch cycles on and off until the fault is removed. This topology allows one channel to continue normal operation even if the other channel is in an over-temperature condition.

SOFTSTART, REVERSE BLOCKING AND DISCHARGE OUTPUT

The power MOSFET driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges on the input supply, and provides built-in soft-start functionality.

The TPS20xxC and TPS20xxC-2 dual power switch will block current from OUT to IN when turned off by the UVLO or disabled.

The TPS20xxC dual includes an output discharge function on each channel. A 470Ω (typ.) discharge resistor will dissipate stored charge and leakage current on OUTx when the device is in UVLO or disabled. However as this circuit is biased from IN, the output discharge will not be active when IN voltage is close to 0 V.

The TPS20xxC-2 does not have this function. The output is be controlled by an external loadings when the device is in ULVO or disabled.



APPLICATION INFORMATION

INPUT AND OUTPUT CAPACITANCE

Input and output capacitance improves the performance of the device. For all applications, a 0.1 μ F or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise de-coupling. The actual capacitance should be optimized for the particular application. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce the overshoot voltage from exceeding the absolute maximum voltage of the device during heavy transients.

A 120 μ F minimum output capacitance is required when implementing USB standard applications. Typically this uses a 150 μ F electrolytic capacitor. If the application does not require 120 μ F of output capacitance, a minimum of 10 μ F ceramic capacitor on the output is recommended in order to reduce the transient negative voltage on OUTx pin caused by load inductance during a short circuit. The transient negative voltage should be less than 1.5 V for 10 μ s.

POWER DISSIPATION AND JUNCTION TEMPERATURE

It is good design practice to estimate power dissipation and maximum expected junction temperature of the TPS20xxC and TPS20xxC-2 dual. The system designer can control choices of package, proximity to other power dissipating devices, and printed circuit board (PCB) design based on these calculations. These have a direct influence on maximum junction temperature. Other factors such as airflow and maximum ambient temperature are often determined by system considerations.

Addition of extra PCB copper area around these devices is recommended to reduce the thermal impedance and maintain the junction temperature as low as practical.

The following procedure requires iteration because power loss is due to the two internal MOSFETs 2 \times I² \times r_{DS(on)}, and r_{DS(on)} is a function of the junction temperature. As an initial estimate, use the r_{DS(on)} at 125°C from the typical characteristics, and the preferred package thermal resistance for the preferred board construction from the thermal parameters section.

$$T_J = T_A + [(2 \times I_{OUT}^2 \times r_{DS(on)} \times \theta_{JA}]$$

Where:

 I_{OUT} = rated OUT pin current (A)

 $r_{DS(on)}$ = Power switch on-resistance at an assumed $T_{J}(\Omega)$

 $T_A = Maximum ambient temperature (°C)$

 T_1 = Maximum junction temperature (°C)

 θ_{JA} = Thermal resistance (°C/W)

If the calculated T_J is substantially different from the original assumption, look up a new value of $r_{DS(on)}$ and recalculate.

If the resulting T_J is not less than 125°C, try a PCB construction and/or package with lower θ_{JA} .



REVISION HISTORY

Changes from Original (October 2011) to Revision A	Page
Changed devices TPS2062C and TPS2066C MSOP-8 package From: Preview to Active	1
 Changed the I_{OS} current limit values for TPS2062C and 66C (1 A). 	3
Changed the I _{OS} current limit values for TPS2062C/66C (1 A).	4
Changes from Revision A (March 2012) to Revision B	Page
Changed device TPS2060C MSOP-8 package From: Preview To: Active	1
Changes from Revision B (March 2012) to Revision C	Page
 Changed devices TPS2062C and TPS2066C SOIC-8 package From: Preview To: Active 	1
 Changed the TPS2062C and 66C r_{DS(on)} D package TYP value From: 84 to 90 mΩ and ac 	
• Changed the TPS2062C and 66C $r_{DS(on)}$ D package TYP value From: 84 to 90 m Ω	
Changes from Revision C (June 2012) to Revision D	Page
Changed the Device Information table, Package Devices and Marking columns	2
Changes from Revision D (July 2012) to Revision E	Page
 Changed devices TPS2002C and TPS2003C SON-10 package From: Preview To: Active 	
 Changed the I_{OS} current limit values for TPS2002C and 03C (2 A). 	
Corrected Note 2 references in the ELECTRICAL CHARACTERISTICS table	4
Changed the I _{OS} current limit values for TPS2002C and 03C (2 A).	4
	Page
Changes from Revision E (August 2012) to Revision F	
Changes from Revision E (August 2012) to Revision F ● 将特性从 1A,1.5A,2A 的额定电流改为:0.5A,1A,1.5A,2A 的额定电流	
	1
 ● 将特性从 1A,1.5A,2A 的额定电流改为:0.5A,1A,1.5A,2A 的额定电流	
● 将特性从 1A,1.5A,2A 的额定电流改为:0.5A,1A,1.5A,2A 的额定电流 ● 将特性从:禁用时输出放电改为:所选的具有 (TPS20xxC) 和不具有 (TPS20xxC-2)输出放	
 将特性从 1A, 1.5A, 2A 的额定电流改为:0.5A, 1A, 1.5A, 2A 的额定电流 将特性从:禁用时输出放电改为:所选的具有 (TPS20xxC) 和不具有 (TPS20xxC-2)输出放 Added DRB pin option 	
 将特性从 1A, 1.5A, 2A 的额定电流改为: 0.5A, 1A, 1.5A, 2A 的额定电流 将特性从:禁用时输出放电改为:所选的具有 (TPS20xxC) 和不具有 (TPS20xxC-2)输出放 Added DRB pin option Added TPS2052C, TPS2062C-2, TPS2064C-2, and TPS2066C-2 devices to Table 1 	1 电的部件
 将特性从 1A, 1.5A, 2A 的额定电流改为: 0.5A, 1A, 1.5A, 2A 的额定电流	1 电的部件 1
 将特性从 1A, 1.5A, 2A 的额定电流改为: 0.5A, 1A, 1.5A, 2A 的额定电流	1 电的部件 1
 将特性从 1A, 1.5A, 2A 的额定电流改为: 0.5A, 1A, 1.5A, 2A 的额定电流	1 电的部件 1
 将特性从 1A, 1.5A, 2A 的额定电流改为: 0.5A, 1A, 1.5A, 2A 的额定电流	1 电的部件 1
 将特性从 1A, 1.5A, 2A 的额定电流改为: 0.5A, 1A, 1.5A, 2A 的额定电流	1 电的部件 1
 将特性从 1A, 1.5A, 2A 的额定电流改为: 0.5A, 1A, 1.5A, 2A 的额定电流	1 电的部件 1
 将特性从 1A, 1.5A, 2A 的额定电流改为: 0.5A, 1A, 1.5A, 2A 的额定电流	1 电的部件 1



TPS2052C, TPS2062C, TPS2062C-2 TPS2066C, TPS2066C-2, TPS2060C, TPS2064C TPS2064C-2, TPS2002C, TPS2003C

www.ti.com.cn

ZHCS265G -OCTOBER 2011-REVISED JANUARY 2013

CI	hanges from Revision F (November 2012) to Revision G	Page
•	Changed device TPS2062C-2 SON-8 packages From: Preview To: Active.	1
•	Changed devices TPS2066C-2, and TPS2064C-2 MSOP-8 package From: Preview To: Active	1





10-Dec-2020

PACKAGING INFORMATION

Orderable Device			Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2002CDRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VFEQ	Samples
TPS2002CDRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VFEQ	Samples
TPS2003CDRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VRFQ	Samples
TPS2003CDRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	VRFQ	Samples
TPS2052CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYNI	Samples
TPS2052CDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYNI	Samples
TPS2060CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRAQ	Samples
TPS2060CDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRAQ	Samples
TPS2062CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2062C	Samples
TPS2062CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRBQ	Samples
TPS2062CDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRBQ	Samples
TPS2062CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2062C	Samples
TPS2062CDRBR-2	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYVI	Samples
TPS2062CDRBT-2	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYVI	Samples
TPS2064CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRCQ	Samples
TPS2064CDGN-2	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYTI	Samples
TPS2064CDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRCQ	Samples
TPS2064CDGNR-2	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYTI	Samples
TPS2065CDBVR-2	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYQI	Samples
TPS2065CDBVT-2	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PYQI	Samples



PACKAGE OPTION ADDENDUM

10-Dec-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2065CDGN-2	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYRI	Samples
TPS2065CDGNR-2	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYRI	Samples
TPS2066CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2066C	Samples
TPS2066CDGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRDQ	Samples
TPS2066CDGN-2	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYUI	Samples
TPS2066CDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VRDQ	Samples
TPS2066CDGNR-2	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	PYUI	Samples
TPS2066CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2066C	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2002CDRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2002CDRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2003CDRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2003CDRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2052CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2060CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2062CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2062CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2062CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS2062CDRBR-2	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2062CDRBT-2	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS2064CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2064CDGNR-2	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2065CDBVR-2	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS2065CDBVR-2	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2065CDBVT-2	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TPS2065CDBVT-2	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS2065CDGNR-2	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2066CDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2066CDGNR-2	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS2066CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2002CDRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS2002CDRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS2003CDRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS2003CDRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS2052CDGNR	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TPS2060CDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPS2062CDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPS2062CDR	SOIC	D	8	2500	853.0	449.0	35.0
TPS2062CDR	SOIC	D	8	2500	340.5	338.1	20.6
TPS2062CDRBR-2	SON	DRB	8	3000	367.0	367.0	35.0
TPS2062CDRBT-2	SON	DRB	8	250	210.0	185.0	35.0
TPS2064CDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPS2064CDGNR-2	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TPS2065CDBVR-2	SOT-23	DBV	5	3000	180.0	180.0	18.0



PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2065CDBVR-2	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS2065CDBVT-2	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS2065CDBVT-2	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS2065CDGNR-2	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TPS2066CDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPS2066CDGNR-2	HVSSOP	DGN	8	2500	366.0	364.0	50.0
TPS2066CDR	SOIC	D	8	2500	340.5	338.1	20.6



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L







NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



$\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司