








TPS25865-Q1 SLVSFP2A – NOVEMBER 2020 – REVISED MARCH 2021

# TPS25865-Q1 Low EMI Dual USB Type-A Charging Ports Converter with Thermal Management and Cable Compensation

# 1 Features

- AEC-Q100 qualified for automotive applications:
   Temperature grade 1: T<sub>A</sub> range –40°C to
  - +125°C
  - HBM ESD classification level H2
  - CDM ESD classification level C5
- Optimized for ultra-low EMI requirements:
  - Meets CISPR25 class 5 standard
  - Hotrod<sup>™</sup> package minimizes switch node ringing
  - Spread spectrum reduces peak emissions
- Synchronous buck regulator
  - High efficiency at 400 kHz: 95.2% at V<sub>IN</sub> = 13.5 V, I<sub>PA\_BUS</sub> = 2.4 A and I<sub>PB\_BUS</sub> = 2.4 A
  - 18-m $\Omega/10$  -m $\Omega$  Low  $R_{DS(ON)}$  buck regulator MOSFETs
  - Operating voltage range: 5.5 V to 26 V, withstand 36-V input
  - Adjustable frequency: 200 kHz to 800 kHz
  - FPWM with spread-spectrum dithering
  - Selectable output voltage: 5.1 V, 5.17 V, 5.3 V, 5.4 V
- Internal power path:
  - 7-m $\Omega/7$ -m $\Omega$  Low  $R_{DS(ON)}$  internal USB power MOSFETs
  - Current limit for USB ports with high accuracy: ±10% at 2.73 A



Simplified Schematic TPS25865-Q1

- OUT: 5.1 V, 200-mA supply for auxiliary loads
- Line drop compensation: 90 mV at 2.4-A load
- Compliant to USB-IF standards
  - Automatic DCP modes:
    - Shorted mode per BC1.2 and YD/T 1591 2009
    - 1.2-V Mode
    - 2.7-V Divider 3 mode
- Load shedding versus programmable T<sub>A</sub>
- Device T<sub>J</sub> range: –40°C to +150°C

# 2 Applications

- Automotive USB charging ports
- Automotive USB media hubs

# **3 Description**


The TPS2586x-Q1 is an integrated USB charging port solution, which includes a synchronous, high

efficiency DC/DC converter and integrated detection and control for implementing USB Battery Charging 1.2 in dual Type-A ports

# Device Information<sup>(1)</sup>

Borrioo information					
PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TPS25865-Q1	VQFN-HR (25)	3.50 mm x 4.50 mm			

For detail part numbers for all available different options, see the orderable addendum at the end of the data sheet.



Efficiency vs Output Current



# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	
4 Revision History	<mark>2</mark>
5 Description (continued)	3
6 Device Comparison Table	4
7 Pin Configuration and Functions	5
8 Specifications	
8.1 Absolute Maximum Ratings	7
8.2 ESD Ratings	7
8.3 Recommended Operating Conditions	<mark>8</mark>
8.4 Thermal Information	
8.5 Electrical Characteristics	
8.6 Timing Requirements	11
8.7 Switching Characteristics	12
8.8 Typical Characteristics	13
9 Parameter Measurement Information	
10 Detailed Description	17

10.1 Overview	17
10.2 Functional Block Diagram	
10.3 Feature Description	
10.4 Device Functional Modes	
11 Application and Implementation	31
11.1 Application Information	31
11.2 Typical Applications	
12 Power Supply Recommendations	
13 Layout	
13.1 Layout Guidelines	
13.2 Layout Example	
13.3 Ground Plane and Thermal Considerations	
14 Device and Documentation Support	43
14.1 Support Resources	
14.3 Electrostatic Discharge Caution	43
14.4 Glossary	
15 Mechanical, Packaging, and Orderable	
Information	44

# **4 Revision History**

CI	hanges from Revision * (November 2020) to Revision A (March 2021)	Page
•	Added EMI requirements bullet to the Features section	1
•	Updated document title	1
•	Added Figure 11-3 to the Application Curves section	35



# **5** Description (continued)

The TPS25865-Q1 is a highly-integrated USB Type-A charging controller for dual-USB ports application.

It integrates a monolithic, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs and two USB current-limit switches with charging port auto-detection. The TPS2586x-Q1 offers a compact solution with excellent load and line regulation over a wide input supply range. The synchronous buck regulator operates with peak-current mode control and is internally compensated to simplify the design. A resistor on the FREQ pin sets the switching frequency between 200 kHz and 800 kHz.

The TPS2586x-Q1 integrates standard Battery Charging (Rev. 1.2), provides the required electrical signatures necessary for USB Type-A devices which use USB data line signaling to determine USB port current sourcing capabilities. The TPS2586x-Q1 also has integrated an OUT power switch that can provide max 200 mA current for auxiliary loads. The part is especially suitable for dual-port application due to the high system integration and small footprint. The part is especially suitable for dual-port application due to the high system integration and small footprint.

The TPS2586x-Q1 supports intelligent thermal management, the USB output voltage can be regulated according to the temperature sensing through the TS pin. It needs to connect a NTC thermistor on the TS pin to monitor the ambient temperature or PCB boar temperature, depending on where the NTC thermistor is put in the USB charging module or PCB board. Select a different NTC thermistor and bottom-side series resistor can change the temperature threshold for load shedding.

The TPS2586x-Q1 have four selectable USB output voltage settings: 5.1 V, 5.17 V, 5.3 V, and 5.4 V. The TPS2586x-Q1 integrates a precision current sense amplifier for cable droop compensation and USB ports current limit. The cable compensation is only available when the output voltage is set to 5.17 V. The cable compensation voltage is 90 mV at 2.4-A output current. Cable compensation aids portable devices in charging at optimum current and voltage under heavy loads by changing the buck regulator output voltage linearly with load current to counteract the voltage drop due to wire resistance in automotive cabling. The BUS voltage measured at a connected portable device remains approximately constant, regardless of load current, allowing the battery charger of the portable device to work optimally.

The TPS2586x-Q1 provides various safety features for USB charging and system operations, including external negative thermistor monitoring, cycle-by-cycle current limit, hiccup short-circuit protection, undervoltage lockout, BUS overcurrent, OUT overcurrent, and die overtemperature protection.

The device family is available in 25-pin, 3.5 mm x 4.5 mm QFN package.




# 6 Device Comparison Table

DEVICE NUMBER	TPS25865-Q1
Type-A ports Number	Dual
NTC Thermistor Input (TS)	Yes
DC/DC Converter switching frequency range	200 kHz ~ 800 kHz
BC1.2 DCP	Yes
Apple/Samsung charging scheme	Yes
Cable Compensation	Yes <sup>(1)</sup>
Selectable Output Voltage	Yes
External Clock Synchronization	Yes, range 200 kHz ~ 800 kHz
Adjustable Output Short Current Limit	Yes
FPWM/PFM	FPWM
DCDC always ON (EN pull High)	No
Spread Spectrum	Yes
Package	QFN-25 3.5 mm × 4.5 mm

(1) VSET short to GND to set 5.17-V output voltage. Compensation voltage is 90 mV when either USB port A or USB port B output 2.4-A current.



# 7 Pin Configuration and Functions



### Figure 7-1. TPS25865 RPQ Package 25-Pin (QFN) Top View

PIN			DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
VSET	1	A	Output Voltage Setting. Short to GND to set the 5.17-V output voltage. Float or pull up to $V_{SENSE}$ to set 5.1-V output voltage. Tie to GND through a 40.2-K $\Omega$ resistor to set 5.3-V output voltage. Tie to GND through a 80.6-K $\Omega$ resistor to set 5.4-V output voltage.	
TS	2	А	Temperature Sense terminal. Connect the TS input to the NTC thermistor.	
BIAS	3	Р	Input of internal bias supply. Must connect to the SENSE pin directly. Power the internal circuit.	
PA_DP	4	А	D+ data line. Connect to USB Port A connector.	
PA_DM	5	А	D- data line. Connect to USB Port A connector.	
AGND	6	Р	Analog ground terminal. Connect AGND to PGND.	
CFG1	7	А	Configuration pin. For internal circuit, must connect a 5.1 KΩ resistor to AGND.	
NC	8, 14	А	Makes no electrical connection.	
CFG2	9	А	Configuration pin. For internal circuit, must connect a 11.8 K $\Omega$ resistor to AGND.	
PA_BUS	10	Р	Port A BUS output.	
SENSE	11	Р	Output Voltage Sensing. External load on this pin is strictly prohibited. Connect to the other side of the external inductor.	
PB_BUS	12	Р	Port B BUS output.	
OUT	13	Р	Output pin. Provide 5.1-V voltage to power external load with max 200-mA capability. The voltage follows the VSET setting.	
CFG3	15	А	Configuration pin. For internal circuit, must connect a 5.1 KΩ resistor to AGND.	
PGND	16,24,25	Р	Power Ground terminal. Connected to the source of LS FET internally. Connect to system ground, AGND, and the ground side of the $C_{IN}$ and $C_{OUT}$ capacitors. The path to $C_{IN}$ must be as short as possible.	
PB_DM	17	А	D- data line. Connect to USB port B connector.	
PB_DP	18	А	D+ data line. Connect to USB port B connector.	
FREQ/ SYNC	19	А	Switching Frequency Program and External Clock Input. Connect a resistor from FREQ to GND to set the switching frequency.	
EN/UV	20	A	Enable pin. Precision enable controls the regulator switching action. Do not float. High = on, Low = off. Can be tied to SENSE directly. Precision enable input allows adjustable UVLO by external resistor divider if tie to IN pin.	
воот	21	Р	Bootstrap capacitor connection. Internally, the BOOT is connected to the cathode of the boost-strap diode. Connect the 0.1- $\mu$ F bootstrap capacitor from SW to BOOT.	



#### Table 7-1. Pin Functions for TPS25865 RPQ Package (continued)

PIN		<b>TYPE</b> <sup>(1)</sup>	DESCRIPTION	
NAME NO.			DESCRIPTION	
IN	22	Ρ	Input power. Connected to external DC supply. Expected range of bypass capacitors is 1 $\mu$ F to 10 $\mu$ F, connect from IN to PGND. Can withstand up to 36 V without damage but operating is suspended if VIN is above the 26-V OVP threshold.	
sw	23	Р	Switching output of the regulator. Internally connected to source of the HS FET and drain of the LS FET. Connect to output inductor.	

(1) A = Analog, P = Power, G = Ground.



# **8 Specifications**

## 8.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of  $-40^{\circ}$ C to  $+150^{\circ}$ C and AGND = PGND (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	MIN	MAX	UNIT
	IN to PGND	-0.3	40 <sup>(2)</sup>	
	IN to SW	-0.3	35	
	SENSE to PGND	-0.3	6	
Innut voltogo	EN to AGND	-0.3	11	V
Input voltage	FREQ/SYNC to AGND	-0.3	6	v
	PA_EN, PB_EN to AGND	-0.3	6	
	VSET to AGND	-0.3	6	
	AGND to PGND	-0.3	0.3	
	SW to PGND	-0.3	35	V
Output voltage	SW to PGND (less than 10 ns transients)	-3.5	35	
Output voltage	BOOT to SW	-0.3	6	
	PA_BUS, PB_BUS to PGND	-0.3	6	
	CFG1, CFG2, CFG3 to AGND	-0.3	6	
Voltage range	DP, DM to AGND	-0.3	6	V
Voltage range	TS to AGND	-0.3	6	V
I/O current	DP to DM in BC1.2 DCP Mode	-35	35	mA
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) VIN rising slew rate below 20 V/ms if in 0-V to 40-V transient, room temperature, max 500-uF cap at SENSE

## 8.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC	Q100-002 <sup>(1)</sup>	±2000 <sup>(2)</sup>	
V <sub>(ESD)</sub>	V <sub>(ESD)</sub> Electrostatic discharge	Charged device model (CDM), per	Corner pins	±750 <sup>(3)</sup>	V
	AEC Q100-011	Other pins	±750 <sup>(3)</sup>		

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

(2) The passing level per AEC-Q100 Classification H2.

(3) The passing level per AEC-Q100 Classification C5



# 8.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40°C to 150°C. Voltages are with respect to GND (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		IN to PGND	5.5		26	
		EN	0		VSENSE	
VI	Input voltage	TS	0		VSENSE	V
		PA_EN, PB_EN	0		VSENSE	v
		FREQ/SYNC when driven by external clock	0		3.3	
Vo	Output voltage	PA_BUS, PB_BUS	5		5.5	
		PA_BUS, PB_BUS	0		2.4	А
Io	Output current	OUT	0		0.2	А
		DP to DM Continuous current in BC1.2 DCP Mode	-15		15	mA
P	External resistnace	R <sub>VSET</sub>	0		100	kΩ
R <sub>EXT</sub>		R <sub>FREQ</sub>	0		100	kΩ
C <sub>EXT</sub>	External capacitance	C <sub>BOOT</sub>		0.1		uF
TJ		Operating junction temperature	-40		150	°C



#### **8.4 Thermal Information**

		TPS2586x-Q1	
	THERMAL METRIC <sup>(1)</sup> (2)	RPQ (VQFN)	UNIT
		25 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	37.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	17.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	8.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	8.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	20.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) Power rating at a specific ambient temperature T<sub>A</sub> should be determined with a maximum junction temperature of 150 °C.

### **8.5 Electrical Characteristics**

Limits apply over the recommended operating junction temperature (T<sub>J</sub>) range of  $-40^{\circ}$ C to  $+150^{\circ}$ C; V<sub>IN</sub> = 13.5 V, f<sub>SW</sub> = 400 kHz, VSET short to GND unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25°C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTA	GE (IN PIN)	,				
I <sub>SD</sub>	Shutdown quiescent current; measured at IN pin.	$VEN/UV = 0, -40^{\circ}C \le T_{J} \le 85^{\circ}C$		34	63	uA
IQ	Operating quiescent current (DCDC disable)	$V_{EN} = V_{SENSE}$ , CFG1&CFG3 = open, -40°C ≤ T <sub>J</sub> ≤ 85°C			200	μA
V <sub>OVLO_R</sub>	Voltage on VIN pin when buck regulator stops switching		26.6	27.5	28.4	V
V <sub>OVLO_HYS</sub>	Hysteresis			0.5		V
ENABLE AND U	IVLO (EN/UVLO PIN)					
V <sub>EN/UVLO_R</sub>	Rising threshold for not in External UVLO	V <sub>EN/UV</sub> rising threshold	1.26	1.3	1.34	V
V <sub>EN/UVLO_HYS</sub>	Hysteresis	V <sub>EN/UVLO</sub> falling		100		mV
BOOTSTRAP						
V <sub>BTST_UVLO</sub>	Bootstrap voltage UVLO threshold			2.2		V
R <sub>BOOT</sub>	Bootstrap pull-up resistence	VSENSE-BOOT = 0.1 V		7.7		Ω
BUCK REGULA	TOR					
I <sub>L-SC-HS</sub>	High-side current limit	BOOT-SW = 5 V	10.2	11.4	12.6	А
I <sub>L-SC-LS</sub>	Low-side current limit	SENSE = 5 V	8.5	10	11.5	А
I <sub>L-NEG-LS</sub>	Low-side negative current limit	SENSE = 5 V	-7	-5	-3	А
I <sub>ZC</sub>	Zero current detector threshold			0.01		А
		CFG1 or CFG3 pulldown resistance = 5.1 K $\Omega$ , VSET float or pull up to V <sub>SENSE</sub> , T <sub>J</sub> = 25°C	-1%	5.1	+1%	V
V <sub>SENSE</sub>	BUCK Output voltage	CFG1 or CFG3 pulldown resistance = $5.1 \text{ K}\Omega$ , VSET short to AGND, T <sub>J</sub> = $25^{\circ}$ C	-1%	5.17	+1%	V
		CFG1 or CFG3 pulldown resistance = $5.1 \text{ K}\Omega$ , R <sub>VSET</sub> = 40.2 K $\Omega$ , T <sub>J</sub> = 25°C	-1%	5.3	+1%	V
		CFG1 or CFG3 pulldown resistance = $5.1 \text{ K}\Omega$ , $R_{VSET}$ = 80.6 K $\Omega$ , $T_J$ = 25°C	-1%	5.4	+1%	V

# 8.5 Electrical Characteristics (continued)

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of –40°C to +150°C;  $V_{IN}$  = 13.5 V,  $f_{SW}$  = 400 kHz, VSET short to GND unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>SENSE</sub>	BUCK Output voltage accuracy	CFG1 or CFG3 pulldown resistance = $R_d$ , -40°C ≤ $T_J$ ≤ 150°C	-2		2	%
V <sub>DCDC_UVLO_R</sub>	SENSE input level to enable DCDC switching	$V_{SENSE}$ rising, CFG1 or CFG3 pull down resistance = 5.1 K $\Omega$	3.85	4	4.15	V
V <sub>DCDC_UVLO_HYS</sub>	Hysteresis	$V_{SENSE}$ falling, CFG1 or CFG3 pull down resistance = 5.1 K $\Omega$		0.4		V
V <sub>DROP</sub>	Dropout voltage ( V <sub>IN</sub> -V <sub>SENSE</sub> )	$V_{IN} = V_{SENSE} + V_{DROP}, V_{SENS} = 5.1 \text{ V},$ $I_{PA_BUS} = 2.4 \text{ A}, I_{PB_BUS} = 2.4 \text{ A}$		300		mV
R <sub>DS-ON-HS</sub>	High-side MOSFET ON-resistance	$I_{PA, BUS} = 2.4 \text{ A}, I_{PB, BUS} = 2.4 \text{ A},$ BOOT-SW = 5 V, $-\overline{40}^{\circ}\text{C} \le T_{J} \le 150^{\circ}\text{C}$		18	34	mΩ
R <sub>DS-ON-LS</sub>	Low-side MOSFET ON-resistance	$I_{PA\_BUS} = 2.4 \text{ A}, I_{PB\_BUS} = 2.4 \text{ A},$ $V_{SENSE} = 5 \text{ V}, -40^{\circ}\overline{C} \leq T_{J} \leq 150^{\circ}C$		9.5	18.5	mΩ
POWER SWITCH	AND CURRENT LIMIT					
R <sub>DS-ON_USB</sub>	USB Load Switch MOSFET ON- resistance	$I_{PA\_BUS} = 2.4 \text{ A}, I_{PB\_BUS} = 2.4 \text{ A}; -40^{\circ}\text{C}$ $\leq T_{J} \leq 150^{\circ}\text{C}$		6.8	11.73	mΩ
R <sub>DS-ON_OUT</sub>	OUT Load Switch MOSFET ON- resistance	I <sub>OUT</sub> = 0.3 A		230		mΩ
V <sub>USBLS_UVLO_R</sub>	Voltage on SENSE pin that will enable the USB Load Switch		3.95	4.1	4.25	V
VUSBLS_UVLO_HYS	Hysteresis			200		mV
I	BUS output short-circuit secondary		3938	4376	4814	mA
Ios_HI	current limit	T <sub>J</sub> = 25°C	4157	4376	4595	mA
1			2461	2735	3009	mA
I <sub>OS_BUS</sub>	BUS output short-circuit current limit	T <sub>J</sub> = 25°C	2598	2735	2872	mA
Ios out	OUT output short-circuit current limit	Short circuit current limit	390	450	495	mA
CABLE COMPEN	SATION VOLTAGE	· · · · · ·			I	
V <sub>DROP_COM</sub>	Cable compensation voltage	I <sub>PA_BUS</sub> or I <sub>PB_BUS</sub> = 2.4 A, VSET = GND (set 5.17-V output)	70	90	110	mV
BC 1.2 DOWNST	REAM CHARGING PORT	· · · · ·			•	
R <sub>DPM_SHORT</sub>	DP and DM shorting resistance			70	200	Ω
DIVIDER3 MODE		· · · · · ·				
V <sub>DP_DIV3</sub>	DP output voltage		2.57	2.7	2.84	V
V <sub>DM_DIV3</sub>	DM output voltage		2.57	2.7	2.84	V
R <sub>DP_DIV3</sub>	DP output impedance	I <sub>DP_IN</sub> = -5 μA	24	30	36	kΩ
R <sub>DM_DIV3</sub>	DM output impedance	I <sub>DM_IN</sub> = -5 μA	24	30	36	kΩ
1.2-V MODE						
V <sub>DP_1.2V</sub>	DP output voltage		1.12	1.2	1.26	V
 V <sub>DM_1.2V</sub>	DM output voltage		1.12	1.2	1.26	V
R <sub>DP_1.2V</sub>	DP output impedance	$I_{DP_{IN}} = -5 \ \mu A$	84	100	126	kΩ
R <sub>DM_1.2V</sub>	DM output impedance	I <sub>DM_IN</sub> = -5 μA	84	100	126	kΩ
FREQ/SYNC THR	ESHOLD	· · · · ·			I	
	FREQ/SYNC high threshold for	Amplitude of SYNC clock AC signal	2			V
VIH_FREQ/SYNC	external clock synchronization	(measured at FREQ/SYNC pin)	2			•



# 8.5 Electrical Characteristics (continued)

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of  $-40^{\circ}$ C to  $+150^{\circ}$ C;  $V_{IN} = 13.5$  V,  $f_{SW} = 400$  kHz, VSET short to GND unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C, and are provided for reference purposes only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>WARN_HIGH</sub>	Temperature warning threshold rising	As percentage to V <sub>SENSE</sub>	0.475	0.5	0.525	V/V	
V <sub>WARN_HYS</sub>	Hysteresis	As percentage to V <sub>SENSE</sub>		0.1		V/V	
Temperature Hot assert threshold		As percentage to V <sub>SENSE</sub>	0.618	0.65	0.683	V/V	
V <sub>HOT_HYS</sub>	Hysteresis	As percentage to V <sub>SENSE</sub>	0.1			V/V	
V <sub>R_VSENS</sub>	V <sub>SENSE</sub> voltage decay when Temperature Hot assert	TS pin voltage rise above 0.65*V <sub>SENSE</sub>	SE 4.77		V		
THERMAL SHUTDOWN							
т	LICE Load Switch Over Temperature	Shutdown threshold		160		°C	
T <sub>LS_SD</sub>	USB Load Switch Over Temperature	Recovery threshold		150		°C	
т	Thermal shutdown	Shutdown threshold		166		°C	
T <sub>SD</sub>	Thermal shutdown	Recovery threshold		154		°C	

#### 8.6 Timing Requirements

Over the recommended operating junction temperature range of -40 °C to 150 °C (unless otherwise noted)

			MIN	NOM	MAX	UNIT
BUS DISCH	ARGE					
POWER SW	ITCH TIMING					
t <sub>IOS_HI_DEG</sub>	Deglitch time for USB power switch current limit enable	USB port enter overcurrent	1.228	2.048	2.867	ms
t <sub>IOS_HI_RST</sub>	MFI OCP reset timing		9.6	16	22.4	ms
t <sub>r_USB</sub>	PA_BUS, PB_BUS voltage rise time	$C_L$ = 1 µF, $R_L$ = 100 $\Omega$ (measured from 10% to 90% of final value)		1.67		ms
$t_{f\_USB}$	PA_BUS, PB_BUS voltage fall time	$C_L$ = 1 µF, $R_L$ = 100 $\Omega$ (measured from 90% to 10% of final value)		0.49		ms
t <sub>on_USB</sub>	PA_BUS, PB_BUS voltage turnon-time	$C_L = 1 \ \mu F, R_L = 100 \ \Omega$		2.59		ms
t <sub>off_USB</sub>	PA_BUS, PB_BUS voltage turnoff-time	$C_L = 1 \ \mu F, R_L = 100 \ \Omega$		2.07		ms
t <sub>IOS_USB</sub>	PA_BUS, PB_BUS short-circuit response time	C <sub>L</sub> = 1 μF, R <sub>L</sub> = 1 Ω		1		us
t <sub>r_OUT</sub>	OUT voltage rise time	$C_L$ = 1 µF, $R_L$ = 100 $\Omega$ (measured from 10% to 90% of final value)	0.12	0.2	0.28	ms
t <sub>f_OUT</sub>	OUT voltage fall time	$C_L$ = 1 µF, $R_L$ = 100 $\Omega$ (measured from 90% to 10% of final value)	0.16	0.22	0.28	ms
t <sub>on_OUT</sub>	OUT voltage turnon-time	$C_L = 1 \ \mu F, R_L = 100 \ \Omega$	0.6	1.1	1.65	ms
t <sub>off_OUT</sub>	OUT voltage turnoff-time	$C_L = 1 \ \mu F, R_L = 100 \ \Omega$	0.45	0.54	0.62	ms
t <sub>IOS_OUT</sub>	OUT short-circuit response time	$C_L = 1 \ \mu F, R_L = 1 \ \Omega$		1.4	4	us
НІССИР МО	DE					
T <sub>HICP_ON</sub>	OUT, PA_BUS, PB_BUS output hiccup mode ON time	OC, V <sub>OUT</sub> , V <sub>PA_BUS</sub> , V <sub>PB_BUS</sub> drop 10%	2.94	4.1	5.42	ms
T <sub>HICP_OFF</sub>	OUT, PA_BUS, PB_BUS output hiccup mode OFF time	OC, OUT, PA_BUS, PB_BUS connect to GND	367	524	715	ms

~~~



# 8.7 Switching Characteristics


Over the recommended operating junction temperature range of -40 °C to 150 °C (unless otherwise noted)

|                        | PARAMETER                                                    | TEST CONDITIONS                                                                                                   | MIN | TYP | MAX | UNIT |
|------------------------|--------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------|-----|-----|-----|------|
| SW (SW PIN)            |                                                              |                                                                                                                   |     |     |     |      |
| T <sub>ON_MIN</sub>    | Minimum turnon-time                                          |                                                                                                                   |     | 84  |     | ns   |
| T <sub>ON_MAX</sub>    | Maximum turnon-time, HS timeout in dropout                   |                                                                                                                   |     | 6   |     | μs   |
| T <sub>OFF_MIN</sub>   | Minimum turnoff time                                         |                                                                                                                   |     | 81  |     | ns   |
| D <sub>max</sub>       | Maximum switch duty cycle                                    |                                                                                                                   |     | 98  |     | %    |
| TIMING RESIS           | TOR AND INTERNAL CLOCK                                       |                                                                                                                   |     |     |     |      |
| f <sub>SW_RANGE</sub>  | Switching frequency range using FREQ mode                    | 9 kΩ ≤ R <sub>FREQ</sub> ≤ 99 kΩ                                                                                  | 200 |     | 800 | kHz  |
| f                      | Switching frequency                                          | R <sub>FREQ</sub> = 80.6 kΩ                                                                                       | 228 | 253 | 278 | kHz  |
| f <sub>SW</sub>        | Switching frequency                                          | R <sub>FREQ</sub> = 49.9 kΩ                                                                                       | 360 | 400 | 440 | kHz  |
| FS <sub>SS</sub>       | Frequency span of spread spectrum operation                  |                                                                                                                   |     | ±6  |     | %    |
| EXTERNAL CI            |                                                              |                                                                                                                   |     |     |     |      |
| f <sub>FREQ/SYNC</sub> | Switching frequency using external<br>clock on FREQ/SYNC pin |                                                                                                                   | 200 |     | 800 | kHz  |
| T <sub>SYNC_MIN</sub>  | Minimum SYNC input pulse width                               | f <sub>SYNC</sub> = 400kHz, V <sub>FREQ/SYNC</sub> ><br>VIH_FREQ/SYNC, V <sub>FREQ/SYNC</sub> < VIL_FREQ/<br>SYNC |     | 100 |     | ns   |
| T <sub>LOCK_IN</sub>   | PLL lock time                                                |                                                                                                                   |     | 100 |     | μs   |



# 8.8 Typical Characteristics


Unless otherwise specified the following conditions apply:  $V_{IN}$  = 13.5 V,  $f_{SW}$  = 400 kHz, L = 3.3 µH,  $C_{SENSE}$  = 141 µF,  $C_{PA\_BUS}$  = 1 µF,  $C_{PB\_BUS}$  = 1 µF,  $T_A$  = 25 °C.





# 8.8 Typical Characteristics (continued)


Unless otherwise specified the following conditions apply:  $V_{IN}$  = 13.5 V,  $f_{SW}$  = 400 kHz, L = 3.3 µH,  $C_{SENSE}$  = 141 µF,  $C_{PA_BUS}$  = 1 µF,  $C_{PB_BUS}$  = 1 µF,  $T_A$  = 25 °C.






# 8.8 Typical Characteristics


Unless otherwise specified the following conditions apply:  $V_{IN}$  = 13.5 V,  $f_{SW}$  = 400 kHz, L = 3.3 µH,  $C_{SENSE}$  = 141 µF,  $C_{PA\_BUS}$  = 1 µF,  $C_{PB\_BUS}$  = 1 µF,  $T_A$  = 25 °C.



## **9** Parameter Measurement Information











# 10 Detailed Description

## 10.1 Overview

The TPS25865-Q1 is a full-featured solution for implementing a compact USB charging port with support BC1.2 standards. The device contain an efficient buck regulator power source. For dual Type-A ports, the TPS2586x-Q1 is capable of providing up to 5-A of output current at 5.17 V (nominal), 2.4 A for each Type-A port, 200 mA for the OUT pin. The TPS2586x-Q1 is an automotive-focused USB charging controller and offers a robust solution, so it is recommend to add adequate protection (TVS3300 equivalent or better but auto qualified) on the IN pin to protect systems from high-power transients or lightning strikes.

System designers can optimize efficiency or solution size through careful selection of switching frequency in the range of 200 KHz - 450 KHz with sufficient margin to operate below the AM radio frequency band. TPS25865 protects itself with internal thermal sensing circuits that monitor the operating temperature of the junction and disables operation if the temperature exceeds the Thermal Shutdown threshold, so in high ambient temperature application, the 5-A output current capability is not guaranteed. In the TPS2586x-Q1, the buck regulator operates in forced PWM mode, ensuring fixed switching frequency regardless of load current. Spread-spectrum frequency dithering reduces harmonic peaks of the switching frequency, potentially simplifying EMI filter design and easing compliance.


Current sensing through a precision FET current sense amplifier on the USB port enables an accurate overcurrent limit setting, and linear cable compensation to overcome IR losses when powering remote USB ports.

The TPS2586x-Q1 includes a TS input for user-programmable thermal protection using a negative temperature coefficient (NTC) resistor.

The device can support the legacy Battery Charging Specification Rev 1.2 (BC1.2) DCP mode with an autodetect feature to charge not only BC1.2-compliant handheld devices, but also popular phones and tablets that incorporate their own propriety charging algorithm.



# **10.2 Functional Block Diagram**





#### **10.3 Feature Description**

#### 10.3.1 Power-Down or Undervoltage Lockout

The device is in low power mode if the IN terminal voltage is less than VUVLO, so the part is considered "dead" and all the terminals are high impedance. Once the IN voltage rises above the VUVLO threshold, the IC enters Sleep Mode or Active Mode, depending on the EN/UVLO voltage.

The voltage on the EN/UVLO pin controls the ON/OFF operation of the TPS2586x-Q1. An EN/UVLO pin voltage higher than  $V_{EN/UVLO-H}$  is required to start the internal regulator. The internal USB monitoring circuitry is on when  $V_{IN}$  is within the operation range and the EN/UVLO threshold is cleared.

The EN/UVLO pin is an input and cannot be left open or floating. The simplest way to enable the operation of the TPS2586x-Q1 is to connect EN to SENSE. This allows self-start-up of the TPS2586x-Q1 when  $V_{IN}$  is within the operation range. Note that you cannot connect the EN to IN pin directly for self-start-up.

Many applications benefit from the employment of enable dividers  $R_{ENT}$  and  $R_{ENB}$  to establish a precision system UVLO level for the TPS2586x-Q1 shown in Figure 10-1. The system UVLO can be used for sequencing, ensuring reliable operation, or supply protection, such as a battery discharge level. To ensure the USB port  $V_{BUS}$  is within the 5-V operating range as required for USB compliance (refer to USB.org for the latest USB specifications and requirements), it is suggested that the  $R_{ENT}$  and  $R_{ENB}$  resistors be chosen such that the TPS2586x-Q1 enables when  $V_{IN}$  is approximately 6 V. Considering the dropout voltage of the buck regulator and IR losses in the system, 6 V provides adequate margin to maintain  $V_{BUS}$  within USB specifications. If system requirements, such as a warm crank (start) automotive scenario, require operation with  $V_{IN} < 6$  V, the values of  $R_{ENT}$  and  $R_{ENB}$  can be calculated assuming a lower  $V_{IN}$ . An external logic signal can also be used to drive the EN/UVLO input when a microcontroller is present and it is desirable to enable or disable the USB port remotely for other reasons.




Figure 10-1. System UVLO by Enable Divider

UVLO configuration using external resistors is governed by the following equations:

$$R_{ENT} = \left(\frac{V_{IN(ON)}}{V_{EN/UVLO_{-}H}} - 1\right) \times R_{ENB}$$
(1)

$$V_{\rm IN(OFF)} = V_{\rm IN(ON)} \times \left(1 - \frac{V_{\rm EN/UVLO\_HYS}}{V_{\rm EN/UVLO\_H}}\right)$$
(2)

For example:

 $V_{IN(ON)} = 6 V$ 

 $R_{ENB} = [(V_{EN-VOUT-H}) / (V_{IN(ON)} - V_{EN})] \times R_{ENT}$ 

 $R_{ENB} = 5 k\Omega$ 



Therefore,  $V_{IN(OFF)} = 5.5 V$ 

#### 10.3.2 Input Overvoltage Protection (OVP) - Continuously Monitored

The operation voltage range of the TPS2586x-Q1 is up to 26 V. If the input source applies an overvoltage, the buck regulator HSFET/LSFET turns off immediately. Thus, the USB ports and OUT pin loses their power as well. Once the overvoltage returns to a normal voltage, the buck regulator continues switching and provides power on the USB ports and OUT pin.

During the overvoltage condition, the internal regulator regulates the SENSE voltage at 5 V, so the SENSE always has power for the internal bias circuit and external NTC pullup reference.

#### 10.3.3 Buck Converter

The following operating description of the TPS2586x-Q1 refers to the *Functional Block Diagram*. The TPS2586x-Q1 integrates a monolithic, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs and USB current-limit switches with charging ports auto-detection. The TPS2586x-Q1 offers a compact solution that achieves up to 6.6 A of continuous output current with excellent load and line regulation over a wide input supply range. The TPS2586x-Q1 supplies a regulated output voltage by turning on the high-side (HS) and low-side (LS) NMOS switches with controlled duty cycle. During high-side switch ON time, the SW pin voltage swings up to approximately V<sub>IN</sub>. The inductor current i<sub>L</sub> increases with linear slope (V<sub>IN</sub> – V<sub>OUT</sub>) / L. When the HS switch is turned off by the control logic, the LS switch is turned on after an anti-shoot-through dead time. Inductor current discharges through the LS switch with a slope of –V<sub>OUT</sub> / L. The control parameter of a buck converter is defined as Duty Cycle D = t<sub>ON</sub> / T<sub>SW</sub>, where t<sub>ON</sub> is the high-side switch ON time and T<sub>SW</sub> is the switching period, shown in Figure 10-2. The regulator control loop maintains a constant output voltage by adjusting the duty cycle D. In an ideal buck converter, where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage: D = V<sub>OUT</sub> / V<sub>IN</sub>.




Figure 10-2. SW Node and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

The TPS2586x-Q1 operates in a fixed-frequency, peak-current-mode control to regulate the output voltage. A voltage feedback loop is used to get accurate DC voltage regulation by adjusting the peak current command based on voltage offset. The peak inductor current is sensed from the high-side switch and compared to the peak current threshold to control the ON time of the high-side switch. The voltage feedback loop is internally compensated, which allows for fewer external components, making it easy to design, and provides stable operation with a reasonable combination of output capacitors. The TPS2586x-Q1 operates in FPWM mode for low output voltage ripple, tight output voltage regulation, and constant switching frequency.

#### 10.3.4 FREQ/SYNC

The switching frequency of the TPS2586x-Q1 can be programmed by the resistor R<sub>FREQ</sub> from the FREQ/SYNC pin and AGND pin. To determine the FREQ resistance, for a given switching frequency, use Equation 4:



(4)

 $R_{FREQ}(k\Omega) = 26660 \times f_{SW}^{-1.0483}(kHz)$ 




Figure 10-3. FREQ Set Resistor vs Switching Frequency

The normal method of setting the buck regulator switching frequency is by selecting an appropriate value FREQ resistor, the typical FREQ resistors value are listed in Table 10-1.

| FREQ (KΩ) | SWITCHING FREQUENCY (KHz) |
|-----------|---------------------------|
| 80.6      | 253                       |
| 49.9      | 400                       |

Table 10-1. Setting the Switching Frequency with FREQ

The FREQ/SYNC pin can be used to synchronize the internal oscillator to an external clock. The internal oscillator can be synchronized by AC coupling a positive edge into the FREQ/SYNC pin. When using a low impedance signal source, the frequency setting resistor FREQ is connected in parallel with an AC coupling capacitor,  $C_{COUP}$ , to a termination resistor,  $R_{TERM}$  (for example, 50  $\Omega$ ). The two resistors in series provide the default frequency setting resistance when the signal source is turned off. A 10-pF ceramic capacitor can be used for C<sub>COUP</sub>. The AC coupled peak-to-peak voltage at the FREQ/SYNC pin must exceed the SYNC amplitude threshold of 1.2 V (typ.) to trip the internal synchronization pulse detector, and the minimum SYNC clock HIGH and LOW time must be longer than 100 ns (typ). A 2.5-V or higher amplitude pulse signal coupled through a 1-nF capacitor, C<sub>SYNC</sub>, is a good starting point. Figure 10-4 shows the device synchronized to an external system clock. The external clock must be off before start-up to allow proper start-up sequencing.




Figure 10-4. Synchronize to External Clock

The TPS2586x-Q1 switching action can be synchronized to an external clock from 200 KHz to 800 KHz. Note the higher switching frequency results in more power loss on IC, cause the junction temperature and also the board temperature rising, then the device may enter load shedding under high ambient temperature.

# 10.3.5 Bootstrap Voltage (BOOT)

The TPS2586x-Q1 provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and SW pins provides the gate drive voltage for the high-side MOSFET. The BOOT capacitor is refreshed when the high-side MOSFET is off and the low-side switch conducts. The recommended value of the BOOT capacitor is 100 nF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended for stable performance over temperature and voltage. The BOOT rail has a UVLO to protect the chip from operation with too little bias and is typically 2.2 V. If the BOOT capacitor voltage drops below the UVLO threshold, the device initiates a charging sequence using the low-side FET before attempting to turn on the high-side device.

#### 10.3.6 Minimum ON-Time, Minimum OFF-Time

Minimum ON-time, T<sub>ON\_MIN</sub>, is the smallest duration of time that the HS switch can be on. T<sub>ON\_MIN</sub> is typically 84 ns in the TPS2586x-Q1. Minimum OFF-time, T<sub>OFF MIN</sub>, is the smallest duration that the HS switch can be off. T<sub>OFF MIN</sub> is typically 81 ns in the TPS2586x-Q1. In CCM (FPWM) operation, T<sub>ON MIN</sub> and T<sub>OFF MIN</sub> limit the voltage conversion range given in a selected switching frequency.

The minimum duty cycle allowed is:

$$D_{MIN} = T_{ON MIN} \times f_{SW}$$
(5)

And the maximum duty cycle allowed is:

$$D_{MAX} = 1 - T_{OFF MIN} \times f_{SW}$$
(6)

Given fixed T<sub>ON MIN</sub> and T<sub>OFF MIN</sub>, the higher the switching frequency, the narrower the range of the allowed duty cycle.

Given an output voltage, the choice of the switching frequency affects the allowed input voltage range, solution size, and efficiency. The maximum operation supply voltage can be found by:

$$V_{IN\_MAX} = \frac{V_{OUT}}{\left(f_{SW} \times T_{ON\_MIN}\right)}$$
(7)

At lower supply voltage, the switching frequency is limited by T<sub>OFF MIN</sub>. The minimum V<sub>IN</sub> can be approximated by:

$$V_{\rm IN\_MIN} = \frac{V_{\rm OUT}}{\left(1 - f_{\rm SW} \times T_{\rm OFF\_MIN}\right)}$$
(8)

Considering power losses in the system with heavy load operation, V<sub>IN MAX</sub> is higher than the result calculated in Equation 7.

If minimum ON-time or minimum OFF-time do not support the desired conversion ratio, frequency is reduced, automatically allowing regulation to be maintained during load dump and with very low dropout during cold crank even with high operating-frequency setting.

#### **10.3.7 Internal Compensation**

The TPS2586x-Q1 is internally compensated. The internal compensation is designed such that the loop response is stable over the specified operating frequency and output voltage range. The TPS2586x-Q1 is optimized for transient response over the range of 200 kHz  $\leq$  fsw  $\leq$  800 kHz.

#### 10.3.8 Selectable Output Voltage (VSET)

The TPS2586x-Q1 provides four different output voltage options. The voltage can be set by an external resistor across the VSET pin. The normal method of setting the buck output voltage is by selecting an appropriate value VSET resistor as shown in Table 10-2.

Copyright © 2021 Texas Instruments Incorporated

| Table 10-2. VSET Configuration VS BUS Output Voltage |                    |  |  |  |
|------------------------------------------------------|--------------------|--|--|--|
| VSET CONFIGURATION                                   | V <sub>SENSE</sub> |  |  |  |
| Float or pull up to V <sub>SENSE</sub>               | 5.1 V              |  |  |  |
| Short to GND                                         | 5.17 V             |  |  |  |
| R <sub>VSET</sub> = 40.2 KΩ                          | 5.3 V              |  |  |  |
| R <sub>VSET</sub> = 80.6 KΩ                          | 5.4 V              |  |  |  |

Note that the VSET has an internal weak 20-µA current source to overdrive the pin to SENSE. If this pin is floated, the voltage on this pin approaches the SENSE voltage, and sets the output voltage to 5.1 V. It is not recommend to float this pin if there is external noise from the PCB board, since the noise interferes with the VSET internal logic block.

### **10.3.9 Current Limit and Short Circuit Protection**

For maximum versatility, the TPS2586x-Q1 includes both a precision, fixed current limit as well cycle-by-cycle current limit to protect the USB port from extreme overload conditions. The cycle-by-cycle current limit serves as a backup means of protection.

### 10.3.9.1 USB Switch Current Limit

Since the TPS2586x-Q1 integrates two USB current-limit switches, it provides current limit to prevent USB port overheating. The USB current limit threshold is fixed at 2.73-A with a maximum ±10% variation over temperature on each USB port to follow the Type-A specification. The TPS2586x-Q1 provides built-in soft-start circuitry that controls the rising slew rate of the output voltage to limit inrush current and voltage surges.


The TPS2586x-Q1 engages the Two-Level current limit scheme, which has one typical current limit, I<sub>OS BUS</sub>, and the secondary current limit, I<sub>OS HI</sub>. The secondary current limit, I<sub>OS HI</sub>, is 1.6x the primary current limit, IOS BUS. The secondary current limit acts as the current limit threshold for a deglitch time, tIOS\_HI\_DEG, then the USB power switch current limit threshold is set back to IOS BUS.

The secondary current limit, I<sub>OS HI</sub>, allows the USB port pull out a larger current for a short time during transient overload conditions, which can bring benefits for USB port special overload testing like MFi OCP. In a normal application, once the device is powered on and USB port is not in UVLO, the USB port current limit threshold is overridden by the secondary current limit, I<sub>OS HI</sub>, so the USB port can output as high as a 1.6 × I<sub>OS BUS</sub> current for typically 2 ms. After the deglitch time, t<sub>IOS HI DEG</sub>, the current limit threshold is set back to the typical current with IOS BUS. The secondary current limit threshold does not resume until after the tIOS HI RST deglitch time, which is typically 16 ms. If there is an inrush current higher than the I<sub>OS HI</sub> threshold, the current limit is set back to I<sub>OS BUS</sub> immediately, without waiting for a t<sub>IOS HI DEG</sub>.

The TPS2586x-Q1 responds to overcurrent conditions by limiting output current to IOS BUS as shown in previous equation. When an overload condition occurs, the device maintains a constant output current and the output voltage reduces accordingly. Three possible overload conditions can occur:


The first condition is when a short circuit or overload is applied to the USB output when the device is powered up or enabled. There can be inrush current and once it triggers the approximate 8-A threshold, a fast turnoff circuit is activated to turn off the USB power switch within t<sub>IOS USB</sub> before the current limit control loop is able to respond (shown in Figure 10-5). After the fast turnoff is triggered, the USB power switch current-sense amplifier is over-driven during this time and momentarily disables the internal N-channel MOSFET to turn off USB port. The current-sense amplifier then recovers and ramps the output current with a soft start. If the USB port is still in overcurrent condition, the short circuit and overload hold the output near zero potential with respect to ground and the power switch ramps the output current to IOS BUS. If the overcurrent limit condition lasts longer than 4.1 ms, the corresponding USB channel enters hiccup mode with 524 ms of off-time and 4.1 ms of on-time.





#### Figure 10-5. Response Time to BUS Short-Circuit


The second condition is the load current increases above  $I_{OS\_BUS}$  but below the  $I_{OS\_HI}$  setting. The device allows the USB port to output this large current for  $t_{IOS\_HI\_DEG}$ , without limiting the USB port current to  $I_{OS\_BUS}$ . After the  $t_{IOS\_HI\_DEG}$  deglitch time, device will limit the output current to  $I_{OS\_BUS}$  and works in a constant current-limit mode. If the load demands a current greater than  $I_{OS\_BUS}$ , the USB output voltage decreases to  $I_{OS\_BUS} \times R_{LOAD}$  for a resistive load, which is shown in Figure 10-6. If the overcurrent limit condition lasts longer than 4.1 ms, the corresponding USB channel enters hiccup mode with 524 ms of off-time and 4.1 ms of on-time. Another USB channel still works normally.



#### Figure 10-6. BUS Overcurrent Protection

• The third condition is the load current increases just over the  $I_{OS\_HI}$  setting. In this case, it will not trigger the fast turnoff, the USB power switch current limit threshold is set back to the primary current limit,  $I_{OS\_BUS}$ , immediately. If the load still demands a current greater than  $I_{OS\_BUS}$ , the USB output voltage decreases to  $I_{OS\_BUS} \times R_{LOAD}$  for a resistive load, which is shown in Figure 10-7. If the overcurrent limit condition lasts longer than 4.1 ms, the corresponding USB channel enters hiccup mode with 524 ms of off-time and 4.1 ms of on-time. Another USB channel still works normally.





#### Figure 10-7. BUS Overcurrent Protection: Two-Level Current Limit

The TPS2586x-Q1 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the previously mentioned cases. Thermal limiting turns off the internal NFET and starts when the NFET junction temperature exceeds 160°C (typical). The device remains off until the NFET junction temperature cools 10°C (typical) and then restarts. This extra thermal protection mechanism can help prevent further junction temperature rise, which can cause the device to turn off due to junction temperature exceeding the main thermal shutdown threshold,  $T_{SD}$ .

#### 10.3.9.2 Interlocking for Two-Level USB Switch Current Limit

The TPS2586x-Q1 has two USB ports. Since the secondary current limit,  $I_{OS_HI}$ , is 1.6x of the primary current limit,  $I_{OS_BUS}$ , if the two USB ports pull out large current at the same time, then the DC-DC regulator is overloaded, and DC-DC regulator output voltage can be crashed. To avoid these potential issues, the TPS2586x-Q1 adopts the interlocking scheme to manage the current limits of the two USB ports.

For interlocking, if one USB port current is beyond the primary current limit threshold,  $I_{OS\_BUS}$ , then another USB port current limit threshold will be overridden to the primary current limit,  $I_{OS\_BUS}$ , immediately. With this control scheme, the TPS2586x-Q1 only allows one USB port to output a large current, which can be as high as 1.6x of the primary current limit,  $I_{OS\_BUS}$ , at the same time. Ensure the DC-DC regulator has enough energy to sustain its output voltage.



#### 10.3.9.3 Cycle-by-Cycle Buck Current Limit

There is a buck regulator cycle-by-cycle current limit on both the peak and valley of the inductor current.

High-side MOSFET overcurrent protection is implemented by the nature of the Peak Current Mode control. The HS switch current is sensed when the HS is turned on after a set blanking time. The HS switch current is compared to the output of the Error Amplifier (EA) minus slope compensation every switching cycle. The peak current of HS switch is limited by a clamped maximum peak current threshold,  $I_{HS\_LIMIT}$ , which is constant. The peak current limit of the high-side switch is not affected by the slope compensation and remains constant over the full duty cycle range.

The current going through LS MOSFET is also sensed and monitored. When the LS switch turns on, the inductor current begins to ramp down. The LS switch is turned OFF at the end of a switching cycle if its current is above the LS current limit,  $I_{LS\_LIMIT}$ . The LS switch is kept ON so that the inductor current keeps ramping down until the inductor current ramps below the LS current limit,  $I_{LS\_LIMIT}$ . The LS switch is turned OFF at the end of a switch is turned OFF and the HS switch is turned on after a dead time. This is somewhat different than the more typical peak current limit and results in Equation 9 for the maximum load current.

$$I_{OUT\_MAX} = I_{LS\_LIMIT} + \frac{(V_{IN} - V_{OUT})}{2 \times f_{SW} \times L} \times \frac{V_{OUT}}{V_{IN}}$$
(9)

#### 10.3.9.4 OUT Current Limit

The TPS2586x-Q1 can provide 200-mA current at the OUT pin to power the auxiliary loads, such as USB HUB, LEDs. The input of the OUT power switch comes from the buck regulator output, so the OUT voltage will be same with the SNESE voltage but deduct the OUT  $R_{DS-ON}$  voltage loss.

If the OUT current reaches the current limit level, the OUT pin MOSFET works in a constant current-limit mode. If the overcurrent limit condition lasts longer than 4.1 ms, it enters hiccup mode with 4.1 ms of on-time and 524 ms of off-time.

#### 10.3.10 Cable Compensation

When a load draws current through a long or thin wire, there is an IR drop that reduces the voltage delivered to the load. In the vehicle from the voltage regulator output  $V_{OUT}$  to  $V_{BUS}$  (input voltage of portable device), the total resistance of PCB trace, connector, and cable resistances causes an IR drop at the portable device input, so the charging current of most portable devices is less than their expected maximum charging current. The voltage drop is shown in Figure 10-8.





Figure 10-8. Voltage Drop



To handle this case, the TPS2586x-Q1 has a built-in cable compensation function where the droop compensation linearly increases the voltage at the SENSE pin of the TPS2586x-Q1 as load current increases, to maintain a fairly constant output voltage at the load-side voltage.


For the TPS2586x-Q1, the internal comparator compares the current-sense output voltage of the two currentlimit switches and uses the larger current-sense output voltage to compensate for the line drop voltage. The cable compensation amplitude increases linearly as the load current increases. It also has an upper limitation. The cable compensation at output currents greater than 2.4 A is 90 mV and is shown in Figure 10-9. Note the cable compensation only works when you short the VSET to GND. For the other VSET configuration, the cable compensation is not available.






#### 10.3.11 Thermal Management with Temperature Sensing (TS) and OTSD

The TS input pin allows for user-programmable thermal protection (see the *Electrical Characteristics* for the TS pin thresholds). The TS input pin threshold is ratiometric with  $V_{SENSE}$ . The external resistor divider setting,  $V_{TS}$ , must be connected to the TPS2586x-Q1 SENSE pin to achieve accurate results (refer to the Figure 10-10).





If the overtemperature condition happens, causing  $V_{TS} = 0.65 \times V_{SENSE}$ , the TPS2586x-Q1 will reduces the BUCK regulator output voltage to 4.77 V.

If the overtemprature condition persists, causing  $T_J$  to reach the OTSD threshold, then the device thermal shuts down.



The NTC thermistor must be placed near the hottest point on the PCB. In most cases, this is close to the SW node of the TPS2586x-Q1, near the buck inductor.

#### 10.3.12 Thermal Shutdown

The device has an internal overtemperature shutdown threshold,  $T_{SD}$ , to protect the device from damage and overall safety of the system. When the device temperature exceeds  $T_{SD}$ , the device is turned off when thermal shutdown activates. Once the die temperature falls below 154°C (typ.), the device reinitiates the power-up sequence controlled by the internal soft-start circuitry.

#### 10.3.13 USB Specification Overview

All USB ports are capable of providing a 5-V output, making them a convenient power source for operating and charging portable devices. USB specification documents outline specific power requirements to ensure interoperability. In general, a USB 2.0 port host port is required to provide up to 500 mA; a USB 3.0 or USB 3.1 port is required to provide up to 900 mA; ports adhering to the USB Battery Charging 1.2 Specification provide up to 1500 mA; newer Type-C ports can provide up to 3000 mA. Though USB standards governing power requirements exist, some manufacturers of popular portable devices created their own proprietary mechanisms to extend allowed available current beyond the 1500-mA maximum per BC 1.2. While not officially part of the standards maintained by the USB-IF, these proprietary mechanisms are recognized and implemented by manufacturers of USB charging ports.

The TPS2586x-Q1 device supports four of the most-common USB-charging schemes found in popular handheld media and cellular devices:

- USB Battery Charging Specification BC1.2 DCP mode
- Chinese Telecommunications Industry Standard YD/T 1591-2009
- Divider 3 mode
- 1.2-V mode

#### 10.3.14 USB Port Operating Modes

#### 10.3.14.1 Dedicated Charging Port (DCP) Mode

A DCP only provides power and does not support data connection to an upstream port. As shown in the following sections, a DCP is identified by the electrical characteristics of the data lines. The TPS25865-Q1 only emulates one state, DCP-auto state. In the DCP-auto state, the device charge-detection state machine is activated to selectively implement charging schemes involved with the shorted, divider3 and 1.2-V modes. The shorted DCP mode complies with BC1.2 and Chinese Telecommunications Industry Standard YD/T 1591-2009, whereas the divider3 and 1.2-V modes are employed to charge devices that do not comply with the BC1.2 DCP standard.

#### 10.3.14.1.1 DCP BC1.2 and YD/T 1591-2009

Both standards specify that the D+ and D– data lines must be connected together with a maximum series impedance of 200  $\Omega$ , as shown in Figure 10-11.




Figure 10-11. DCP Supporting BC1.2 and YD/T 1591-2009

#### 10.3.14.1.2 DCP Divider-Charging Scheme

The device supports divider3, as shown in Figure 10-12. In the Divider3 charging scheme the device applies 2.7 V and 2.7 V to D+ and D- data lines.






Figure 10-12. Divider 3 Mode

#### 10.3.14.1.3 DCP 1.2-V Charging Scheme

The DCP 1.2-V charging scheme is used by some hand-held devices to enable fast charging at 2 A. The TPS25865-Q1 device supports this scheme in DCP-auto state before the device enters BC1.2 shorted mode. To simulate this charging scheme, the D+ and D– lines are shorted and pulled up to 1.2 V for a fixed duration. Then the device moves to DCP shorted mode as defined in the BC1.2 specification and as shown in Figure 10-13.




Figure 10-13. 1.2-V Mode

#### 10.3.14.2 DCP Auto Mode

The TPS25865-Q1 device integrates an auto-detect state machine that supports all the DCP charging schemes as shown in Figure 10-14. The auto-detect state machine starts in the Divider3 scheme. If a BC1.2 or YD/T 1591-2009 compliant device is attached, the TPS25865-Q1 device responds by turning the power switch back on without output discharge and operating in 1.2-V mode briefly before entering BC1.2 DCP mode. Then, the auto-detect state machine stays in that mode until the device releases the data line, in which case, the auto-detect state machine goes back to the Divider3 scheme. When a Divider3-compliant device is attached, the TPS25865-Q1 device stays in the Divider3 state.




Figure 10-14. DCP Auto Mode



#### **10.4 Device Functional Modes**

#### 10.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control for the TPS2586x-Q1. When  $V_{EN}$  is below 1.2 V (typ), the device is in shutdown mode. The TPS2585x also employs  $V_{IN}$  over voltage lock out protection and  $V_{SENSE}$  under voltage lock out protection. If  $V_{IN}$  voltage is above its respective OVLO level  $V_{OVLO}$ , or  $V_{SENSE}$  voltage is below its respective UVLO level  $V_{DCDC}$  UVLO, the DC/DC converter will be turned off.

#### 10.4.2 Active Mode

The TPS2586x-Q1 is in Active Mode when V<sub>EN</sub> is above the precision enable threshold, V<sub>SENSE</sub> is above its respective UVLO levels. The simplest way to enable the TPS2586x-Q1 is to connect the EN pin to SENSE pin. This allows self startup when the input voltage is in the operating range (5.5 V to 26 V) and a UFP detection is made.

In Active Mode, the TPS2586x-Q1 buck regulator will not operate unless CFG1/3 resistors are attached, then the buck regulator operates with forced pulse width modulation (FPWM), also referred to as forced continuous conduction mode (FCCM). This ensures the buck regulator switching frequency remains constant under all load conditions. FPWM operation provides low output voltage ripple, tight output voltage regulation, and constant switching frequency. Built-in spread-spectrum modulation aids in distributing spectral energy across a narrow band around the switching frequency programmed by the FREQ/SYNC pin. Under light load conditions the inductor current is allowed to go negative. A negative current limit of I<sub>L-NEG-LS</sub> is imposed to prevent damage to the regulator's low side FET. During operation the TPS2586x-Q1 will synchronize to any valid clock signal on the FREQ/SYNC input.



# 11 Application and Implementation

#### Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### **11.1 Application Information**

The TPS2586x-Q1 is a step down DC-to-DC regulator and USB charge port controller. It is typically used in automotive systems to convert a DC voltage from the vehicle battery to 5-V DC with a maximum output current of 5 A in dual Type-A ports applications. The TPS2586x-Q1 engages a high efficiency buck converter, letting the device operate at as high as 85°C ambient temperature with full load. The following design procedure can be used to select components for the TPS2586x-Q1.

#### **11.2 Typical Applications**

The TPS2586x-Q1 only requires a few external components to convert from a wide voltage range supply to a 5-V output to power USB devices. Figure 11-1 shows the TPS25865-Q1 typical application schematic for Dual Type-A charging ports.





As a quick start guide, Table 11-1 provides typical component values for some of the most common configurations. The values given in Table 11-1 are typical. Other values can be used to enhance certain performance criterion as required by the application. The integrated buck regulator of TPS2586x-Q1 is internally

compensated and optimized for a reasonable selection of external inductance and capacitance. The external components have to fulfill the needs of the application, but also the stability criteria of the control loop of the device.

| f <sub>SW</sub> | V <sub>OUT</sub> WITHOUT CABLE<br>COMPENSATION | L      | C <sub>HF</sub> + C <sub>IN</sub> | C <sub>BOOT</sub> | RATED C <sub>OUT</sub> |
|-----------------|------------------------------------------------|--------|-----------------------------------|-------------------|------------------------|
| 400 KHZ         | 5.17 V                                         | 3.3 µH | 1 × 100 nF + 1 × 47 μF            | 1 × 100 nF        | 3 × 47 µF              |

#### Table 11-1. L and C<sub>OUT</sub> Typical Values

1. The inductance value is calculated based on max  $V_{IN}$  = 18 V.

- 2. All the C<sub>OUT</sub> values are after derating and use low ESR ceramic capacitors.
- 3. The C<sub>OUT</sub> is the buck regulator output capacitors at the SENSE pin.

#### 11.2.1 Design Requirements

The detailed design procedure is described based on a design example. For this design example, use the parameters listed in Table 11-2 as the input parameters.

| Input Voltage, V <sub>IN</sub>      | 13.5 V typical, range from 8 V to 18 V |  |  |  |  |  |
|-------------------------------------|----------------------------------------|--|--|--|--|--|
| Output Voltage, V <sub>SENSE</sub>  | 5.17 V                                 |  |  |  |  |  |
| Maximum Output Current              | 5 A                                    |  |  |  |  |  |
| Switching Frequency f <sub>SW</sub> | 400 KHz                                |  |  |  |  |  |

#### Table 11-2. Design Example Parameters

#### 11.2.2 Detailed Design Procedure

#### 11.2.2.1 Output Voltage Setting

The output voltage of TPS2586x-Q1 is programmed by the VSET pin, and if short VSET to GND, sets the output voltage at 5.17 V and enables the cable compensation function, and the output voltage increases linearly with increasing load current. Refer to Table 10-2 for more details on output voltage setting. Cable compensation can be used to increase the voltage on the SENSE pin linearly with increasing load current. Refer to List item. for more details on cable compensation setting. If cable compensation is not desired, use a  $0-\Omega R_{IMON}$  resistor.

#### 11.2.2.2 Switching Frequency

The recommended switching frequency of the TPS2586x-Q1 is in the range of 250 KHz - 400 KHz for high efficiency. Choose  $R_{FREQ}$  = 49.9 k $\Omega$  for 400-KHz operation. To choose a different switching frequency, refer to Table 10-1.

The choice of switching frequency is a compromise between conversion efficiency and overall solution size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows the use of smaller inductors and output capacitors, and hence, a more compact design. In automotive USB charging applications, it tends to operate at either 400 kHz below the AM band, or 2.1 MHz above the AM band. In this example, 400 kHz is chosen.

#### 11.2.2.3 Inductor Selection

The most critical parameters for the inductor are the inductance, saturation current, and the rated current. The inductance is based on the desired peak-to-peak ripple current,  $\Delta i_L$ . Since the ripple current increases with the input voltage, the maximum input voltage is always used to calculate the minimum inductance  $L_{MIN}$ . Use Equation 11 to calculate the minimum value of the output inductor.  $K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current of the device. A reasonable value of  $K_{IND}$  should be 20% to 40%. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, the maximum device current must still be used. During an instantaneous short or overcurrent operation event, the RMS and peak inductor current can be high. The inductor current rating must be higher than the current limit of the device.



$$\Delta i_{L} = \frac{V_{OUT} \times (V_{IN\_MAX} - V_{OUT})}{V_{IN\_MAX} \times L \times f_{SW}}$$
(10)

$$L_{MIN} = \frac{V_{IN} - MAX - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN} - MAX \times f_{SW}}$$
(11)

In general, it is preferable to choose lower inductance in switching power supplies because it usually corresponds to faster transient response, smaller DCR, and reduced size for more compact designs. Too low of an inductance can generate too large of an inductor current ripple such that overcurrent protection at the full load can be falsely triggered. It also generates more conduction loss and inductor core loss. Larger inductor current ripple also implies larger output voltage ripple with the same output capacitors. With peak current mode control, it is not recommended to have too small of an inductor current ripple. A larger peak current ripple improves the comparator signal to noise ratio.

For this design example, choose  $K_{IND}$  = 0.3, and find an inductance of approximately 3.58 µH. Select the next standard value of 3.3 µH.

#### 11.2.2.4 Output Capacitor Selection

The output capacitor or capacitors, C<sub>OUT</sub>, must be chosen with care since it directly affects the steady state output voltage ripple, loop stability, and the voltage overshoot/undershoot during load current transients.

The value of the output capacitor and its ESR, determine the output voltage ripple and load transient performance. The output capacitor is usually limited by the load transient requirements rather than the output voltage ripple if the system requires tight voltage regulation with presence of large current steps and fast slew rate. When a fast large load increase happens, output capacitors provide the required charge before the inductor current can slew up to the appropriate level. The control loop of the regulator usually needs four or more clock cycles to respond to the output voltage droop. The output capacitance must be large enough to supply the current difference for four clock cycles to maintain the output voltage within the specified range. Table 11-3 can be used to find output capacitors for a few common applications. In this example, good transient performance is desired giving  $3 \times 47$ -µF ceramic as the output capacitor.

| FREQUENCY | C <sub>OUT</sub>                                                                        | SIZE/COST             | TRANSIENT PERFORMANCE |  |  |  |  |
|-----------|-----------------------------------------------------------------------------------------|-----------------------|-----------------------|--|--|--|--|
| 400 KHz   | 3 × 47-µF ceramic                                                                       | Small size            | Good                  |  |  |  |  |
| 400 KHz   | 2 × 47-µF ceramic                                                                       | Small size            | Minimum               |  |  |  |  |
| 400 KHz   | $4 \times 22 \ \mu\text{F} + 1 \times 260 \ \mu\text{F}$ , < 50-m $\Omega$ electrolytic | Larger size, low cost | Good                  |  |  |  |  |
| 400 KHz   | 1 × 4.7 μF + 2 × 10 μF + 1 × 260 μF, <<br>50-mΩ electrolytic                            | Lowest cost           | Minimum               |  |  |  |  |

 Table 11-3. Selected Output Capacitor

#### 11.2.2.5 Input Capacitor Selection

The TPS2586x-Q1 device requires a high frequency input decoupling capacitor or capacitors, depending on the application. A high-quality ceramic capacitor type X5R or X7R with sufficient voltage rating is recommended. The ceramic input capacitors provide a low impedance source to the converter in addition to supplying the ripple current and isolating switching noise from other circuits. The typical recommended value for the high frequency decoupling capacitor is 10  $\mu$ F of ceramic capacitance. This must be rated for at least the maximum input voltage that the application requires; preferably twice the maximum input voltage. This capacitance can be increased to help reduce input voltage ripple, maintain the input voltage during load transients, or both. In addition, a small case size 100-nF ceramic capacitor must be used at IN and PGND, immediately adjacent to the converter. This provides a high frequency bypass for the control circuits internal to the device. For this example a 10- $\mu$ F, 50-V, X7R (or better) ceramic capacitor is chosen, and the 100-nF ceramic capacitor must also be rated at 50 V with an X7R or better dielectric.

Additionally, an electrolytic capacitor on the input in parallel with the ceramics can be required, especially if long leads from the automotive battery to the IN pin of the TPS2586x-Q1, cold or warm engine crank requirements,



and so forth. The moderate ESR of this capacitor is used to provide damping to the voltage spike due to the lead inductance of the cable or the trace.

#### 11.2.2.6 Bootstrap Capacitor Selection

The TPS2586x-Q1 design requires a bootstrap capacitor ( $C_{BOOT}$ ). The recommended capacitor is 100 nF and rated 16 V or higher. The bootstrap capacitor is located between the SW pin and the BOOT pin. It stores energy that is used to supply the gate drivers for the power MOSFETs. The bootstrap capacitor must be a high-quality ceramic type with an X7R or X5R grade dielectric for temperature stability.

#### 11.2.2.7 Undervoltage Lockout Set-Point

The system undervoltage lockout (UVLO) is adjusted using the external voltage divider network of  $R_{ENT}$  and  $R_{ENB}$ . The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brownouts when the input voltage is falling. Equation 12 can be used to determine the V<sub>IN</sub> UVLO level.

$$V_{\text{IN}_{\text{RISING}}} = V_{\text{ENH}} \times \frac{R_{\text{ENT}} + R_{\text{ENB}}}{R_{\text{ENB}}}$$
(12)

The EN rising threshold (V<sub>ENH</sub>) for the TPS2586x-Q1 is set to be 1.3 V (typ.). Choose 10 k $\Omega$  for R<sub>ENB</sub> to minimize input current from the supply. If the desired V<sub>IN</sub> UVLO level is at 6.0 V, then the value of R<sub>ENT</sub> can be calculated using Equation 13:

$$R_{ENT} = \left(\frac{V_{IN\_RISING}}{V_{ENH}} - 1\right) \times R_{ENB}$$
(13)

Equation 13 yields a value of 36.1 k $\Omega$ . The resulting falling UVLO threshold equals 5.5 V and can be calculated by Equation 14, where EN hysteresis (V<sub>EN HYS</sub>) is 0.1 V (typ.).

$$V_{IN\_FALLING} = \left(V_{ENH} - V_{EN\_HYS}\right) \times \frac{R_{ENT} + R_{ENB}}{R_{ENB}}$$
(14)

Note that it cannot connect EN to IN pin directly for self-start up. Because the voltage rating of EN pin is 11 V, tying it to VIN directly damages the device. The simplest way to enable the operation of the TPS2586x-Q1 is to connect the EN to  $V_{SENSE}$ . This allows the automatic start up when VIN is within the operation range.


#### 11.2.2.8 Cable Compensation Set-Point

The TPS2586x-Q1 needs to short the VSET pin to ground to enable the cable compensation. With that setting, the buck regulator increases its output voltage linearly as the load current increases, and the voltage compensation at the currents of the USB ports greater than 2.4 A is 90 mV.




#### 11.2.3 Application Curves


Unless otherwise specified the following conditions apply:  $V_{IN}$  = 13.5 V,  $f_{SW}$  = 400 kHz, L = 3.3 µH,  $C_{SENSE}$  = 141 µF,  $C_{PA_BUS}$  = 1 µF,  $C_{PB_BUS}$  = 1 µF,  $T_A$  = 25 °C.























### 12 Power Supply Recommendations

The input supply must be able to withstand the maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the TPS2586x-Q1 supply voltage that it causes a false UVLO fault triggering and system reset. If the TPS2586x-Q1 is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. An additional bulk capacitance can be required in addition to the ceramic input capacitors. The amount of bulk capacitance is not critical, but a 100-µF electrolytic capacitor is a typical choice.

The input voltage must not be allowed to fall below the output voltage. In this scenario, such as a shorted input test, the output capacitors discharge through the internal parasitic diode found between the VIN and SW pins of the device. During this condition, the current can become uncontrolled, possibly causing damage to the device. If this scenario is considered likely, then a Schottky diode between the input supply and the output must be used.

### 13 Layout


#### **13.1 Layout Guidelines**


The PCB layout of any bulk converter is critical to the optimal performance of the design. Bad PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, the EMI performance of the converter is dependent on the PCB layout to a great extent. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

- The input bypass capacitor, C<sub>IN</sub>, must be placed as close as possible to the IN and PGND pins. The high frequency ceramic bypass capacitors at the input side provide a primary path for the high di/dt components of the pulsing current. Use a wide VIN plane on a lower layer to connect both of the VIN pairs together to the input supply. Grounding for both the input and output capacitors must consist of localized top-side planes that connect to the PGND pin and PAD.
- 2. Use ground plane in one of the middle layers as noise shielding and heat dissipation path.
- 3. Use wide traces for the  $C_{BOOT}$  capacitor. Place the  $C_{BOOT}$  capacitor as close to the device with short, wide traces to the BOOT and SW pins.
- 4. The SW pin connecting to the inductor must be as short as possible, and just wide enough to carry the load current without excessive heating. Short, thick traces or copper pours (shapes) must be used for a high current conduction path to minimize parasitic resistance. The output capacitors must be placed close to the V<sub>SENSE</sub> end of the inductor and closely grounded to PGND pin and exposed PAD.
- 5. R<sub>FREQ</sub> resistors must be placed as close as possible to the FREQ pins and connected to AGND. If needed, these components can be placed on the bottom side of the PCB with signals routed through small vias, and the traces need far away from noisy nets like SW, BOOT.
- 6. Make V<sub>IN</sub>, V<sub>SENSE</sub>, and ground bus connections as wide as possible. This reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- 7. Provide enough PCB area for proper heat sinking. Enough copper area must be used to ensure a low R<sub>θJA</sub>, commensurate with the maximum load current and ambient temperature. Make the top and bottom PCB layers with 2-ounce copper; and no less than 1 ounce. If the PCB design uses multiple copper layers (recommended), thermal vias can also be connected to the inner layer heat-spreading ground planes. Note that the package of this device dissipates heat through all pins. Wide traces must be used for all pins except where noise considerations dictate minimization of area.
- 8. Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has multiple copper layers, these thermal vias can also be connected to inner layer heat-spreading ground planes. Ensure enough copper area is used for heat-sinking to keep the junction temperature below 150°C.



### 13.2 Layout Example





#### **13.3 Ground Plane and Thermal Considerations**

It is recommended to use one of the middle layers as a solid ground plane. Ground plane provides shielding for sensitive circuits and traces. It also provides a quiet reference potential for the control circuitry. The AGND and PGND pins must be connected to the ground plane using vias right next to the bypass capacitors. The PGND pin is connected to the source of the internal low-side MOSFET switch, and also connected directly to the grounds of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce due to load variations. The PGND trace, as well as VIN and SW traces, must be constrained to one side of the ground plane. The other side of the ground plane contains much less noise and should be used for sensitive routes.

It is recommended to provide adequate device heat sinking by using the PAD of the IC as the primary thermal path. Use a minimum  $4 \times 2$  array of 12-mil thermal vias to connect the PAD to the system ground plane heat sink. The vias must be evenly distributed under the PAD. Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top of 2 oz / 1 oz / 1 oz / 2 oz. Four layer boards with enough copper thickness provide low current conduction impedance, proper shielding, and lower thermal resistance.

The thermal characteristics of the TPS2586x-Q1 are specified using the parameter  $\theta_{JA}$ , which characterizes the junction temperature of silicon to the ambient temperature in a specific system. Although the value of  $\theta_{JA}$  is dependent on many variables, it still can be used to approximate the operating junction temperature of the device. To obtain an estimate of the device junction temperature, one can use the following relationship:

$$T_J = P_D \times \theta_{JA} + T_A$$

(15)



#### where

- T<sub>J</sub> = Junction temperature in °C
- $P_D = V_{IN} \times I_{IN} \times (1 Efficiency) 1.1 \times I_{OUT}^2 \times DCR$  in Watt
- DCR = Inductor DC parasitic resistance in  $\Omega$
- $\theta_{JA}$  = Junction-to-ambient thermal resistance of the device in °C/W
- T<sub>A</sub> = Ambient temperature in °C

The maximum operating junction temperature of the TPS2586x-Q1 is 150°C.  $\theta_{JA}$  is highly related to PCB size and layout, as well as environmental factors such as heat sinking and air flow.



### 14 Device and Documentation Support

### 14.1 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 14.2 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 14.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 14.4 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



## 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



17-Mar-2021

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|-------------------------------|----------------------|--------------|-------------------------|---------|
| TPS25865QRPQRQ1  | ACTIVE        | VQFN-HR      | RPQ                | 25   | 3000           | RoHS & Green    | NIPDAU                        | Level-2-260C-1 YEAR  | -40 to 125   | T25865                  | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All d | imensions | are | nominal |
|--------|-----------|-----|---------|
|--------|-----------|-----|---------|

| Device          | •           | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|-----------------|-------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS25865QRPQRQ1 | VQFN-<br>HR | RPQ                | 25 | 3000 | 330.0                    | 12.4                     | 3.8        | 4.8        | 1.18       | 8.0        | 12.0      | Q1               |

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Mar-2021



\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |  |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| TPS25865QRPQRQ1 | VQFN-HR      | RPQ             | 25   | 3000 | 367.0       | 367.0      | 38.0        |  |


# **RPQ0025A**



# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RPQ0025A**

# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RPQ0025A**

# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated