



ZHCS318 - JUNE 2011 www.ti.com.cn

精密可调节限流配电开关

查询样品: TPS2554, TPS2555

特性

- 满足 USB 电流限制要求
- 可调节电流限制,500mA至2.5A(典型值)
- 两个可独立设置的电流限制阈值
- 快速过流响应 $1.5 \mu s$ (典型值)
- 73mΩ 高侧 MOSFET
- 3.8µA 最大待机电源电流
- PowerPAD™ 热管理
- 禁用时自动输出放电
- 高电平启用 (TPS2554) 和低电平启用 (TPS2555) 版本均可用

应用


- USB 端口/集线器
- 数字电视
- 机顶盒
- VOIP 电话


说明

TPS2554/55 配电开关用于需要精密电流限制或遇到重 电容负载和短路的应用。 这些器件通过外部电阻提供 介于 500mA 和 2.5 A (典型值) 之间的可编程电流限 制阈值

当输出负载超出电流限制阈值时,TPS2554/55 器件通 过切换到恒定电流模式,将输出电流限制在安全的程 度。此 故障 逻辑输出在过流和过温条件下判定为低

TPS2554/55 DRC 封装及典型应用示意图







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.







This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted (1) (2)

			VALUE	UNIT
	Voltage	e range on IN, OUT, EN or EN, ILIM0, ILIM1, ILIM_SEL, FAULT	–0.3 to 7	
	Voltage	e range from IN to OUT	–7 to 7	V
I _{OUT}	Continu	uous output current	Internally limited	
	Continu	uous total power dissipation	Internally limited	
	Continu	uous FAULT sink current	25	A
	ILIM so	ource current	Internally limited	mA
	ECD.	НВМ	2	kV
	ESD	CDM	500	V
T _J	Maximum junction temperature		-40 to OTSD2 ⁽³⁾	80
T _{stg}	Storage	e temperature range	-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V _{IN}	Input voltage, IN	4.5	5.5	
V _{EN} , V EN , ILIM_SEL	Logic-level inputs	0	5.5	V
I _{OUT}	Continuous output current, OUT	0	2.5	Α
T_J	Operating virtual junction temperature	-40	125	Ĵ
R _{ILIM}	Recommended resistor limit range	16.9	750	kΩ

⁽²⁾ Voltages are referenced to GND unless otherwise noted.

⁽³⁾ Ambient over-temperature shutdown threshold.





www.ti.com.cn

THERMAL INFORMATION

		TPS2554/TPS2555		
	THERMAL METRIC ⁽¹⁾	DRC	UNITS	
		14 PINS		
θ_{JA}	Junction-to-ambient thermal resistance (2)	45.9		
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	53.4		
θ_{JB}	Junction-to-board thermal resistance (4)	21.4	°0.444	
ΨЈТ	Junction-to-top characterization parameter ⁽⁵⁾	1.0	°C/W	
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	21.6		
θ_{JCbot}	Junction-to-case (bottom) thermal resistance (7)	5.9		

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

ZHCS318 – JUNE 2011 www.ti.com.cn

TEXAS INSTRUMENTS

ELECTRICAL CHARACTERISTICS

Conditions are -40°C \leq T_J \leq 125°C unless otherwise noted V_{EN} (if TPS2554) = V_{IN} = 5 V, V_{EN} (if TPS2555) = 0 V, R_{FAULT} = 10 k Ω , R_{ILIM0} = 210 k Ω , R_{ILIM1} = 20 k Ω , ILIM_SEL = 0 V unless otherwise noted. Positive currents are into pins. Typical values are at 25 °C. All voltages are with respect to GND unless otherwise noted.

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
Power Sw	vitch						
		I _{OUT} = 2 A, V _{ILIM_SEL} = Log		73	120		
		I _{OUT} = 100 mA, V _{ILIM_SEL} =		73	120		
R _{DS(on)}	Static drain-source on-state	$-40 ^{\circ}\text{C} \le \text{T}_{\text{A}} = \text{T}_{\text{J}} \le 85 ^{\circ}\text{C}, \text{I}_{\text{C}}$	_{DUT} = 2 A, V _{ILIM_SEL}		73	105	mΩ
D3(0H)	resistance	= Logic HI			7.5	103	
		$T_A = T_J = 25$ °C, $I_{OUT} = 2$ A	$V_{ILIM_SEL} = Logic$		73	84	
t _r	Rise time, output	$C_L = 1 \mu F, R_L = 100 \Omega$			1	1.5	me
t _f	Fall time, output	$C_L = 1 \mu F$, $R_L = 100 \Omega$		0.2		0.5	ms
R _{DIS}	OUT discharge resistance			400	500	630	Ω
I _{REV}	Reverse leakage current	V _{OUT} = 5.5 V, V _{IN} = V _{EN} = 0 = 5.5 V, V _{IN} = 0 V, T _J = 25	$^{\circ}_{\circ}$ V or $V_{OUT} = V_{\overline{EN}}$		0	1	μΑ
Enable In EN (TPS2	put EN (TPS2554), Enable Input		<u>'</u>			-	
V _{EN} , V _{EN}	EN, EN pin threshold, falling			0.9	1.1	1.65	V
V _{EN_HYS}	EN, EN Hysteresis			0.0	200		mV
I _{EN} , I _{EN}	Input current	$V_{EN}, V_{EN} = 0 \text{ V or } 5.5 \text{ V}$		-0.5		0.5	μA
t _{ON}	Turn-on time	$C_L = 1 \mu F, R_L = 100 \Omega$		0.0	3.4	5	P/ \
t _{OFF}	Turn-off time	$C_L = 1 \mu F, R_L = 100 \Omega$		1.7	3	ms	
Current L		ομ - τ μι , τιμ - του 12			•••	J	
V _{ILIM_SEL}	ILIM_SEL threshold, falling			0.9	1.1	1.65	V
V _{ILIM_HYS}	I _{LIM SEL} Hysteresis			0.0	200	1.00	mV
*ILIW_HTS	ILIM_SEL input current	V _{ILIM SEL} = 0 V or 5.5 V		-0.5	200	0.5	μA
	Maximum DC output current from IN to OUT	V _{ILIM_SEL} = Logic LO	R _{ILIMO} = 210 kΩ	185	230	265	p
			$R_{ILIMO} = 100 \text{ k}\Omega$	420	480	530	mA
I _{SHORT}		V _{ILIM_SEL} = Logic HI	$R_{ILIM1} = 20 \text{ k}\Omega$	2150	2430	2650	
			$R_{ILIM1} = 16.9 \text{ k}\Omega$	2550	2840	3100	
t _{iOS}	Response time to short circuit	V _{IN} = 5.0 V	TENVI		1.5		μs
Supply C							•
I _{CCL}	Supply current, switch disabled	$V_{EN} = 0 \text{ V}, V_{\overline{EN}} = V_{IN}; \text{ OUT}$ $T_{.1} \le 85 \text{ °C}$	grounded; -40 °C ≤		0.1	3.8	
		-5			90	115	μA
I _{CCH}	Supply current, operating	$V_{EN} = 0 \text{ V}, V_{\overline{EN}} = V_{IN}$	V _{ILIM_SEL} = Logic HI		110	135	·
Undervol	tage Lockout	1	9711				
V _{UVLO}	Low-level input voltage, IN	V _{IN} rising		3.9	4.1	4.3	V
0.20	Hysteresis, IN	0			100		mV
FAULT	<u>, </u>	1					
	Output low voltage, FAULT	I _{FAULT} = 1 mA				100	mV
	Off-state leakage	$V_{\overline{FAULT}} = 5.5 \text{ V}$				1	μA
	FAULT deglitch	FAULT assertion or negation overcurrent condition	on due to	5	8.5	12	ms
Thermal S	Shutdown	1					
	Thermal shutdown threshold			155			
	Thermal shutdown threshold in current-limit			135			°C
	Hysteresis				10		
	,	Ì					



Parameter Measurement Information




Figure 1. Test Circuit and Voltage Waveforms




Figure 2. Response Time to Short-Circuit Waveform

Figure 3. Output Voltage vs Output Current Behavior

ISTRUMENTS


ZHCS318 – JUNE 2011 www.ti.com.cn

DEVICE INFORMATION

Pin Functions

	PIN			DESCRIPTION		
NAME	TPS2554	TPS2555	1/0			
EN	5	-	I	Enable input, logic high turns on power switch (TPS2554).		
EN	=	5	1	Enable input, logic low turns on power switch (TPS2555).		
GND	1	1		Ground connection; connect externally to PowerPAD™.		
IN	2, 3	2, 3	1	Input voltage; connect a 100-nF, or greater, ceramic capacitor from IN to GND as close to the device as possible.		
FAULT	10	19	0	Active-low, open-drain output, asserted during overcurrent or over-temperature conditions.		
OUT	8, 9	8, 9	0	Power-switch output		
ILIM0	7	7	1	External resistor used to set current-limit threshold when ILIM_SEL = LO		
ILIM1	6	6	1	External resistor used to set current-limit threshold when ILIM_SEL = HI		
ILIM_SEL	4	4	1	Logic-level input that selects between ILIM0 and ILIM1 current-limit threshold setting		
PowerPAD™	-	-		Internally connected to GND; used to heat-sink the device to the circuit board traces. Connect PowerPAD™ to GND pin externally.		


TPS2554/TPS2555 Functional Block Diagram



Texas Instruments



TYPICAL CHARACTERISTICS



INSTRUMENTS






Figure 4.







Copyright © 2011, Texas Instruments Incorporated


ZHCS318 – JUNE 2011 www.ti.com.cn


Instruments

TYPICAL CHARACTERISTICS (continued)












TYPICAL CHARACTERISTICS (continued)






Figure 12.




Figure 14.

Figure 13.




Figure 15.

ZHCS318 – JUNE 2011 www.ti.com.cn

TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS (continued)

Response to a Short Circuit (from a no-load condition)




Figure 16.

Response to a Short Circuit (from a no-load condition)




Figure 17.





DETAILED DESCRIPTION

Overview

The TPS2554/55 is a current-limited, power-distribution switch using an internal N-channel MOSFET as a switch for applications where short circuits or heavy-capacitive loads will be encountered. This device allows the user to program two independent current-limit thresholds between 500 mA and 2.5 A (typ) via two external resistors. The ILIM_SEL pin allows the user to select one current limit or the other. This device incorporates an internal charge pump and the gate-drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The driver controls the gate voltage of the power switch. The TPS2554/55 family limits the output current to the programmed current-limit threshold I_{LIM0} or I_{LIM1} during an overcurrent or short-circuit event by reducing the charge-pump voltage driving the N-channel MOSFET and operating it in the linear range of operation. This necessarily results in a reduction in the output voltage at OUT. Exposure to an overload condition leads directly to heat dissipation in the internal MOSFET. The MOSFET is protected thermally such that it will shut off when it gets too hot. The TPS2554/55 will automatically restart following cooling of the device.

Overcurrent Conditions

The TPS2554/55 responds to overcurrent conditions by limiting the output current to the short-circuit current set by $R_{\rm ILIM0}$ or $R_{\rm ILIM1}$, whichever is selected at the ILIM_SEL pin. When an overcurrent condition is detected the device maintains a constant output current, and the output voltage reduces accordingly. Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present when the device is powered-up or enabled. The output voltage is held near zero potential with respect to ground and the TPS2554/55 ramps the output current to the selected output current, I_{LIM0} or I_{LIM1} . The TPS2554/55 will limit the current to the selected limit until the overload condition is removed or heating of the internal MOSFET forces a shutdown. (Following thermal shutdown the TPS2554/55 cools and another start-up attempt occurs automatically.)

The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is enabled and powered on. In response to the load transient the output current will typically overshoot the selected current limit during $t_{\rm IOS}$ as the TPS2554/55 turns off the pass device. Then, the current-sense amplifier will recover and the output current will be maintained at the selected current limit. As in the previous case, the TPS2554/55 will maintain the current limit until the overload condition is removed or the device begins to thermal cycle.

The TPS2554/55 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. The device turns off when the junction temperature exceeds 135°C (min) while in current limit. The device remains off until the junction temperature cools 20°C (typ) and then restarts. The TPS2554/55 cycles on/off until the overload is removed.

Current-Limit Thresholds

The TPS2554/5 has two independent current-limit thresholds that are each programmed externally with a resistor. The following equation programs the typical current-limit threshold:

$$I_{\text{SHORT}} = \frac{48000}{R_{\text{ILIMx}}}$$

where

• I_{SHORT} = Current-limit threshold, mA

•
$$R_{ILIM}$$
 = Resistance at ILIMx pin, $k\Omega$ (1)

 $R_{\rm ILIMx}$ corresponds to $R_{\rm ILIM0}$ when ILIM_SEL is logic LO and to $R_{\rm ILIM1}$ when ILIM_SEL is logic HI. The ILIM_SEL pin allows the system to digitally select between two current-limit thresholds, which is useful, for example, in end equipment that may require a lower setting when powered from batteries versus wall adapters.





FAULT Response

The FAULT open-drain output is asserted low during an overcurrent or over-temperature condition. The TPS2554/55 asserts the FAULT signal until the fault condition is removed and the device resumes normal operation. The TPS2554/55 is designed to eliminate false FAULT reporting by using an internal delay "deglitch" circuit for overcurrent conditions (9 ms typical) without the need for external circuitry. This ensures that FAULT is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving current-limit-induced fault conditions. The FAULT signal is not deglitched when the MOSFET is disabled due to an over-temperature condition, but it is deglitched after the device has cooled and begins to turn on. This unidirectional deglitch feature prevents FAULT oscillation during an over-temperature event.

Undervoltage Lockout (UVLO)

The Undervoltage Lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold (4.1 V, nominal). Built-in hysteresis prevents unwanted on/off cycling due to input-voltage droop during turn on.

Enable (EN OR EN)

The logic enable controls the power switch and device supply current. The supply current is reduced to less than 3.8 µA when a logic low is present on EN (TPS2554) or when a logic high is present on EN (TPS2555). A logic high input on EN or a logic low input on EN enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

Output Discharge

When the output is disabled through either the EN (TPS2554) or $\overline{\text{EN}}$ (TPS2555) pin or by an over-temperature shutdown the OUT pin is discharged internally through a MOSFET. Nominal MOSFET resistance (R_{DIS}) is 500 Ω .

Thermal Sense

The TPS2554/55 self protects by using two independent thermal-sensing circuits that monitor the operating temperature of the power switch and will disable operation if the temperature exceeds recommended operating conditions. The TPS2554/55 device operates in constant-current mode during an overcurrent condition thereby increasing the voltage drop across the MOSFET power switch. The power dissipation in the package increases with the voltage drop across the power switch, thereby causing the junction temperature to rise during an overcurrent condition. The first thermal sensor turns off the power switch when the die temperature exceeds 135°C (min) and the part is in current limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 20°C. The TPS2554/55 continues to cycle off and on until the fault is removed.

The TPS2554/55 also has a second ambient thermal sensor. The ambient thermal sensor turns off the power switch when the die temperature exceeds 155°C (min) regardless of whether the power switch is in current limit and will turn on the power switch back on after the device has cooled approximately 20°C. The TPS2554/55 will continue to cycle off and on until the fault is removed.



APPLICATION INFORMATION

Input and Output Capacitance

ISTRUMENTS

Capacitance added to the input and output of the TPS2554/55 improves the performance of the device; the actual capacitance should be optimized for the particular application. For all applications, a 100 nF or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise decoupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to prevent voltage overshoot from exceeding the absolute-maximum voltage of the device during heavy transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power supply.

Output capacitance is not required for proper operation of the TPS2554/55, but placing a high-value electrolytic capacitor on the output pin is recommended when large transient currents are expected on the output.

Programming the Current-Limit Threshold

Two overcurrent thresholds are user-programmable via two external resistors. The recommended 1% resistor range for R_{ILIMx} is 16.9 k $\Omega \le R_{ILIM} \le 750$ k Ω to ensure stability of the internal regulation loop. Best accuracy is obtained with R_{ILIMx} values less than 210 k Ω . Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for R_{ILIMx} . The following equations approximate the resulting overcurrent threshold for a given external resistor value, R_{ILIMx} . Consult the Electrical Characteristics table for specific current-limit settings. Printed-circuit-board traces routing the R_{ILIMx} resistor to the TPS2554/55 should be as short as possible to reduce parasitic effects on the current-limit accuracy.

The equations and the graph below can be used to estimate the minimum and maximum variation of the current-limit threshold for a predefined resistor value. This variation is an approximation only and does not take into account, for example, the resistor tolerance. For examples of more-precise variation of I_{SHORT} refer to the current-limit section of the Electrical Characteristics table.

$$I_{SHORT} = \frac{48000}{R_{ILIMx}}$$

$$I_{OURDED} = \frac{48000}{R_{ILIMx}}$$
(2)

$$I_{SHORT_min} = \frac{48000}{R_{ILIMx}^{1.037}}$$
(3)

$$I_{SHORT_max} = \frac{48000}{R_{ILIMx}^{0.962}}$$
(4)

- I_{SHORT} = Current-limit threshold, mA
- R_{ILIM} = Resistance at ILIMx pin, kΩ





Figure 18.





Current Limit Setpoint Example

STRUMENTS

In the following example, choose the ILIM resistor to ensure that the TPS2554/55 does not trip off under worst-case conditions of ILIM and resistor tolerance (assume 1% initial-plus-temperature resistor tolerance). For this example $IOS_{MIN} = 2500$ mA.

$$IOS_{MIN} = \frac{48000}{R_{ILIMx}^{1.037}} = 2500 \text{ mA}$$
 (5)

$$R_{\text{ILIMx}} = \left[\frac{48000}{\text{IOS}_{\text{MIN}}}\right]^{\frac{1}{1.037}} = \left[\frac{48000}{2500\,\text{mA}}\right]^{\frac{1}{1.037}} = 17.28\,\text{k}\Omega \tag{6}$$

Including resistor tolerance, target maximum:

$$R_{ILIMx} = \frac{17.28k\Omega}{1.01} = 17.11k\Omega \tag{7}$$

Choose:

$$R_{ILIMx} = 16.9 k\Omega$$
 (8)

Layout Guidelines

TPS2554/55 Placement: Place the TPS2554/55 near the USB output connector and 150-μF OUT pin filter capacitor. Connect the exposed PowerPad™ to the GND pin and to the system ground plane using a via array.

IN Pin Bypass Capacitance: Place the 100-nF bypass capacitor near the IN and GND pins, and make the connections using a low-inductance trace.

ILIM0 and ILIM1 Pin Connections: Current-limit, set-point accuracy can be compromised by stray current leakage from a higher voltage source to the ILIM0 or ILIM1 pins. Ensure that there is adequate spacing between IN pin copper/trace and ILIM0 pin trace to prevent contaminant buildup during the PCB assembly process. If a low-current-limit set point is required ($R_{ILIMx} > 200~k\Omega$), use ILIM1 for this case as it is further away from the IN pin.



TEXAS INSTRUMENTS

Power Dissipation and Junction Temperature

The low on resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system-level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal-design practice must include all system-level factors in addition to individual component analysis.

Begin by determining the $R_{DS(on)}$ of the MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $R_{DS(on)}$ from the typical characteristics graph. Using this value, the power dissipation can be calculated by:

• $P_D = R_{DS(on)} \times I_{OUT}^2$

Where:

- P_D = Total power dissipation (W)
- $R_{DS(on)}$ = Power switch on-resistance (Ω)
- I_{OUT} = Maximum current-limit threshold (A)

This step calculates the total power dissipation of the MOSFET.

Finally, calculate the junction temperature:

• $T_J = P_D \times \theta_{JA} + T_A$

Where:

- T_A = Ambient temperature (°C)
- θ_{JA} = Thermal resistance (°C/W)
- P_D = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using a "refined" $R_{DS(on)}$ based on the calculated MOSFET temperature from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance θ_{JA} , and thermal resistance is highly dependent on the individual package and board layout.

重要声明

德州仪器(TI) 及其下属子公司有权在不事先通知的情况下,随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合 TI 标准保修的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定,否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI不对任何TI专利权、版权、屏蔽作品权或其它与使用了TI产品或服务的组合设备、机器、流程相关的TI知识产权中授予的直接或隐含权限作出任何保证或解释。TI所发布的与第三方产品或服务有关的信息,不能构成从TI获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是TI的专利权或其它知识产权方面的许可。

对于TI 的产品手册或数据表,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售TI产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关TI产品或服务的明示或暗示授权,且这是非法的、欺诈性商业行为。TI对此类虚假陈述不承担任何责任。

TI产品未获得用于关键的安全应用中的授权,例如生命支持应用(在该类应用中一旦TI产品故障将预计造成重大的人员伤亡),除非各方官员已经达成了专门管控此类使用的协议。购买者的购买行为即表示,他们具备有关其应用安全以及规章衍生所需的所有专业技术和知识,并且认可和同意,尽管任何应用相关信息或支持仍可能由TI提供,但他们将独力负责满足在关键安全应用中使用其产品及TI产品所需的所有法律、法规和安全相关要求。此外,购买者必须全额赔偿因在此类关键安全应用中使用TI产品而对TI及其代表造成的损失。

TI 产品并非设计或专门用于军事/航空应用,以及环境方面的产品,除非TI 特别注明该产品属于"军用"或"增强型塑料"产品。只有TI 指定的军用产品才满足军用规格。购买者认可并同意,对TI 未指定军用的产品进行军事方面的应用,风险由购买者单独承担,并且独力负责在此类相关使用中满足所有法律和法规要求。

TI产品并非设计或专门用于汽车应用以及环境方面的产品,除非TI特别注明该产品符合ISO/TS 16949 要求。购买者认可并同意,如果他们在汽车应用中使用任何未被指定的产品,TI对未能满足应用所需要求不承担任何责任。

可访问以下URL 地址以获取有关其它TI 产品和应用解决方案的信息:

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	http://www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	http://www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP®产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	http://www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	http://www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	http://www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	http://www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	http:///www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	http://www.ti.com.cn/microcontrollers	无线通信	www.ti.com.cn/wireless
RFID 系统	http://www.ti.com.cn/rfidsys		
RF/IF 和 ZigBee® 解决方案	www.ti.com.cn/radiofre		
	TI E2E 工程师社区	http://e2e.ti.com/cn/	

邮寄地址: 上海市浦东新区世纪大道 1568 号,中建大厦 32 楼 邮政编码: 200122 Copyright © 2011 德州仪器 半导体技术(上海)有限公司





11-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2554DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2554	Samples
TPS2554DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2554	Samples
TPS2555DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2555	Samples
TPS2555DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2555	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

11-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司