

TPS3850 具备可编程窗口看门狗定时器的精度电压监控器


1 特性

- 0.8% 电压阈值精度
- 精密过压和欠压监测：
 - 支持 0.9V 至 5.0V 共模电压轨
 - 提供 $\pm 4\%$ 和 $\pm 7\%$ 故障窗口
 - 迟滞为 0.5%
- 经过出厂编程的高精度看门狗和复位定时器：
 - $\pm 15\%$ 精确 WDT 和 RST 延迟
- 看门狗禁用功能
- 用户可通过编程设定的看门狗超时
- 用户可通过编程设定的复位延迟
- 输入电压范围：VDD = 1.6V 至 6.5V
- 低电源电流： $I_{DD} = 10\mu A$ （典型值）
- 开漏输出
- 采用 3mm x 3mm 超薄小外形尺寸无引线 (VSON) 封装
- 工作结温范围：
 - $-40^{\circ}C$ 至 $+125^{\circ}C$

2 应用

- 安全性至关重要的应用
- 远程信息处理控制单元
- 现场可编程门阵列 (FPGA) 和专用集成电路 (ASIC) 应用
- 嵌入式控制器
- 微控制器和信号处理器 (DSP) 应用
- 视频监控

全集成微控制器监控电路



3 说明

TPS3850 将精密监控器与一个可编程窗口看门狗定时器相结合。TPS3850 窗口比较器针对过压 ($V_{IT+(OV)}$) 和欠压 ($V_{IT-(UV)}$) 阈值可实现 0.8% 的精度 ($-40^{\circ}C$ 至 $+125^{\circ}C$)。此外，TPS3850 针对两阈值施加精确迟滞，使得该器件非常适用于容差要求严格的系统。该监控器的 RESET 延迟可通过经出厂编程的默认延迟设置进行设定，也可以通过外部电容以编程方式设定。经出厂编程的 RESET 延迟精度为 15%，支持高精度延迟时序。

TPS3850 具备的可编程窗口看门狗定时器适用于多种应用。专用的看门狗输出 (\overline{WDO}) 可提高分辨率，从而帮助确定出现故障情况的原因。窗口看门狗超时可通过经出厂编程的默认延迟设置进行设定，也可以通过外部电容以编程方式设定。可通过逻辑引脚禁用看门狗，避免在开发过程中出现意外的看门狗超时。

TPS3850 采用小型 3.00mm x


3.00mm 10 引脚超薄小外形尺寸无引线 (VSON) 封装。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS3850	VSON (10)	3.00mm x 3.00mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

过压阈值 ($V_{IT+(OV)}$) 精度与温度间的关系



目录


1	特性	1	7.4	Device Functional Modes.....	20
2	应用	1	8	Application and Implementation	21
3	说明	1	8.1	Application Information.....	21
4	修订历史记录	2	8.2	Typical Applications	26
5	Pin Configuration and Functions	3	9	Power Supply Recommendations	32
6	Specifications	4	10	Layout	32
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	32
6.2	ESD Ratings.....	4	10.2	Layout Example	32
6.3	Recommended Operating Conditions.....	4	11	器件和文档支持	33
6.4	Thermal Information	5	11.1	器件支持	33
6.5	Electrical Characteristics.....	5	11.2	文档支持	33
6.6	Timing Requirements	6	11.3	接收文档更新通知	33
6.7	Typical Characteristics	10	11.4	社区资源	33
7	Detailed Description	13	11.5	商标	33
7.1	Overview	13	11.6	静电放电警告	33
7.2	Functional Block Diagram	13	11.7	Glossary	34
7.3	Feature Description.....	14	12	机械、封装和可订购信息	34

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (October 2016) to Revision A	Page
• Changed units in I_{SENSE} parameter and footnote 1 in <i>Electrical Characteristics</i> table	5
• 已添加 correct operation state to Figure 2	8
• 已更改 Figure 3 so the SET pins do not bring the watchdog into the disabled state before going to the 1:2 ratio	9
• 已更改 Figure 11 so it no longer has VDD and V_{SENSE} tied together	11
• 已更改 Figure 26 so it no longer goes through watchdog disabled.....	17
• 已添加 correct operation state to Figure 27	18
• 已更改 \overline{RESET} to \overline{WDO} in description of \overline{WDO} assertion in <i>\overline{WDO} Functionality</i> section	19

5 Pin Configuration and Functions



Pin Functions

PIN			DESCRIPTION
NAME	NO.	I/O	
CRST	4	I	Programmable reset timeout pin. Connect a capacitor between this pin and GND to program the reset timeout period. This pin can also be connected by a 10-k Ω pullup resistor to VDD, or left unconnected (NC) for various factory programmed reset timeout options; see the CRST Delay section. When using an external capacitor, use 公式 3 to determine the reset timeout.
CWD	2	I	Programmable watchdog timeout input. Watchdog timeout is set by connecting a capacitor between this pin and ground. Furthermore, this pin can also be connected by a 10-k Ω resistor to VDD, or leaving unconnected (NC) further enables the selection of the preset watchdog timeouts; see the Timing Requirements table. When using a capacitor, the TPS3850 determines the window watchdog upper boundary with 公式 6 . The lower watchdog boundary is set by the SET pins, see 表 6 and the CWD Functionality section for additional information.
GND	5	—	Ground pin
$\overline{\text{RESET}}$	9	O	Reset output. Connect $\overline{\text{RESET}}$ using a 1-k Ω to 100-k Ω resistor to VDD. $\overline{\text{RESET}}$ goes low when the voltage at the SENSE pin goes below the undervoltage threshold ($V_{\text{IT-(UV)}}$) or above the overvoltage threshold ($V_{\text{IT+(OV)}}$). When the voltage level at the SENSE pin is within the normal operating range, the $\overline{\text{RESET}}$ timeout counter starts. At timer completion, $\overline{\text{RESET}}$ goes high. During startup, the state of $\overline{\text{RESET}}$ is undefined below the specified power-on reset voltage (V_{POR}). Above V_{POR} , $\overline{\text{RESET}}$ goes low and remains low until the monitored voltage is within the correct operating range (between $V_{\text{IT-(UV)}}$ and $V_{\text{IT+(OV)}}$) and the $\overline{\text{RESET}}$ timeout is complete.
SENSE	10	I	SENSE input to monitor voltage rail. Connect this pin to the supply rail that must be monitored.
SET0	3	I	Logic input. SET0, SET1, and CWD select the watchdog window ratios, timeouts, and disable the watchdog; see the Timing Requirements table.
SET1	6	I	Logic input. SET0, SET1, and CWD select the watchdog window ratios, timeouts, and disable the watchdog; see the Timing Requirements table.
VDD	1	I	Supply voltage pin. For noisy systems, connecting a 0.1- μF bypass capacitor is recommended.
WDI	7	I	Watchdog input. A falling transition (edge) must occur at this pin between the lower ($t_{\text{WDL(max)}}$) and upper ($t_{\text{WDU(min)}}$) window boundaries in order for $\overline{\text{WDO}}$ to not assert. When the watchdog is not in use, the SET pins can be used to disable the watchdog. The input at WDI is ignored when $\overline{\text{RESET}}$ or $\overline{\text{WDO}}$ are low (asserted) and also when the watchdog is disabled. If the watchdog is disabled, then WDI cannot be left unconnected and must be driven to either VDD or GND.
$\overline{\text{WDO}}$	8	O	Watchdog output. Connect $\overline{\text{WDO}}$ with a 1-k Ω to 100-k Ω resistor to VDD. $\overline{\text{WDO}}$ goes low (asserts) when a watchdog timeout occurs. $\overline{\text{WDO}}$ only asserts when $\overline{\text{RESET}}$ is high. When a watchdog timeout occurs, $\overline{\text{WDO}}$ goes low (asserts) for the set RESET timeout delay (t_{RST}). When $\overline{\text{RESET}}$ goes low, $\overline{\text{WDO}}$ is in a high-impedance state.
Thermal pad		—	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.

6 Specifications

6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage range	VDD	−0.3	7	V
Output voltage range	RESET, WDO	−0.3	7	V
Voltage ranges	SET0, SET1, WDI, SENSE	−0.3	7	V
	CWD, CRST	−0.3	VDD + 0.3 ⁽²⁾	
Output pin current	RESET, WDO		±20	mA
Input current (all pins)			±20	mA
Continuous total power dissipation		See Thermal Information		
Temperature	Operating junction, T _J ⁽³⁾	−40	150	°C
	Operating free-air temperature, T _A ⁽³⁾	−40	150	
	Storage, T _{stg}	−65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The absolute maximum rating is V_{DD} + 0.3 V or 7.0 V, whichever is smaller.
- (3) T_J = T_A as a result of the low dissipated power in this device.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD	Supply pin voltage	1.6		6.5	V
V _{SENSE}	Input pin voltage	0		6.5	V
V _{SET0}	SET0 pin voltage	0		6.5	V
V _{SET1}	SET1 pin voltage	0		6.5	V
C _{CRST}	RESET delay capacitor	0.1 ⁽¹⁾		1000 ⁽¹⁾	nF
CRST	Pullup resistor to VDD	9	10	11	kΩ
C _{CWD}	Watchdog timing capacitor	0.1 ⁽²⁾		1000 ⁽²⁾	nF
CWD	Pullup resistor to VDD	9	10	11	kΩ
R _{PU}	Pullup resistor, RESET and WDO	1	10	100	kΩ
I _{RST}	RESET pin current			10	mA
I _{WDO}	Watchdog output current			10	mA
T _J	Junction Temperature	−40		125	°C

- (1) Using a C_{CRST} capacitor of 0.1 nF or 1000 nF gives a reset delay of 703 μs or 3.22 seconds, respectively.
- (2) Using a C_{CWD} capacitor of 0.1 nF or 1000 nF gives a t_{WDO(typ)} of 62.74 ms or 77.45 seconds, respectively.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS3850	UNIT
		DRC (VSON)	
		10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	50.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	50.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	25.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	25.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	7.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

at 1.6 V ≤ V_{DD} ≤ 6.5 V over the operating temperature range of –40°C ≤ T_J ≤ +125°C (unless otherwise noted); the open-drain pullup resistors are 10 kΩ for each output; typical values are at T_J = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
GENERAL CHARACTERISTICS					
V _{DD} ⁽¹⁾⁽²⁾⁽³⁾	Supply voltage	1.6		6.5	V
I _{DD}	Supply current		10	19	μA
RESET FUNCTION					
V _{POR} ⁽²⁾	Power-on reset voltage	I _{RESET} = 15 μA, V _{OL(MAX)} = 0.25 V		0.8	V
V _{UVLO} ⁽¹⁾	Undervoltage lockout voltage		1.35		V
V _{IT+(OV)}	Overvoltage SENSE threshold accuracy, entering RESET	V _{IT+(nom)} –0.8%		V _{IT+(nom)} +0.8%	
V _{IT-(UV)}	Undervoltage SENSE threshold accuracy, entering RESET	V _{IT-(nom)} –0.8%		V _{IT-(nom)} +0.8%	
V _{IT(ADJ)}	Falling SENSE threshold voltage, adjustable version only	0.3968	0.4	0.4032	V
V _{HYST}	Hysteresis voltage	0.2%	0.5%	0.8%	
I _{CRST}	CRST pin charge current	CRST = 0.5 V		337	375
V _{CRST}	CRST pin threshold voltage	1.192	1.21	1.228	V
WINDOW WATCHDOG FUNCTION					
I _{CWD}	CWD pin charge current	CWD = 0.5 V		337	375
V _{CWD}	CWD pin threshold voltage	1.192	1.21	1.228	V
V _{OL}	RESET, WDO output low	V _{DD} = 5 V, I _{SINK} = 3 mA		0.4	V
I _D	RESET, WDO output leakage current	V _{DD} = 1.6 V, V _{RESET} = V _{WDO} = 6.5 V		1	μA
V _{IL}	Low-level input voltage (SET0, SET1)			0.25	V
V _{IH}	High-level input voltage (SET0, SET1)	0.8			V
V _{IL(WDI)}	Low-level input voltage (WDI)			0.3 × V _{DD}	V
V _{IH(WDI)}	High-level input voltage (WDI)	0.8 × V _{DD}			V
I _{SENSE}	SENSE pin idle current	TPS3850Xyy(y), V _{SENSE} = 5.0 V, V _{DD} = 3.3 V		2.1	2.5
		TPS3850H01 only, V _{SENSE} = 5.0 V, V _{DD} = 3.3 V		–50	50

(1) When V_{DD} falls below V_{UVLO}, RESET is driven low.

(2) When V_{DD} falls below V_{POR}, RESET and WDO are undefined.

(3) During power-on, V_{DD} must be a minimum 1.6 V for at least 300 μs before the output corresponds to the SENSE voltage.


6.6 Timing Requirements

			MIN	TYP	MAX	UNIT
GENERAL						
t _{INIT}	CWD, CRST pin evaluation period		381			μs
t _{SET}	Time required between changing SET0 and SET1 pins		500			μs
	SET0, SET1 pin setup time		1			μs
	Startup delay ⁽¹⁾		300			μs
RESET FUNCTION						
t _{RST}	Reset timeout period	CRST = NC	170	200	230	ms
		CRST = 10 kΩ to VDD	8.5	10	11.5	ms
t _{RST-DEL}	V _{SENSE} to $\overline{\text{RESET}}$ delay	VDD = 5 V, V _{SENSE} = V _{IT+(OV)} + 2.5%	35			μs
		VDD = 5 V, V _{SENSE} = V _{IT-(UV)} − 2.5%	17			
WINDOW WATCHDOG FUNCTION						
WD ratio	Window watchdog ratio of lower boundary to upper boundary	CWD = programmable, SET0 = 0, SET1 = 0 ⁽²⁾	1/8			
		CWD = programmable, SET0 = 1, SET1 = 1 ⁽²⁾	1/2			
		CWD = programmable, SET0 = 0, SET1 = 1 ⁽²⁾⁽³⁾	3/4			
t _{WDL}	Window watchdog lower boundary	CWD = NC, SET0 = 0, SET1 = 0	19.1	22.5	25.9	ms
		CWD = NC, SET0 = 0, SET1 = 1	1.5	1.85	2.2	ms
		CWD = NC, SET0 = 1, SET1 = 0	Watchdog disabled			
		CWD = NC, SET0 = 1, SET1 = 1	680	800	920	ms
		CWD = 10 kΩ to VDD, SET0 = 0, SET1 = 0	7.7	9.0	10.4	ms
		CWD = 10 kΩ to VDD, SET0 = 0, SET1 = 1	7.7	9.0	10.4	ms
		CWD = 10 kΩ to VDD, SET0 = 1, SET1 = 0	Watchdog disabled			
		CWD = 10 kΩ to VDD, SET0 = 1, SET1 = 1	1.5	1.85	2.2	ms
t _{WDU}	Window watchdog upper boundary	CWD = NC, SET0 = 0, SET1 = 0	46.8	55.0	63.3	ms
		CWD = NC, SET0 = 0, SET1 = 1	22.0	27.5	33.0	ms
		CWD = NC, SET0 = 1, SET1 = 0	Watchdog disabled			
		CWD = NC, SET0 = 1, SET1 = 1	1360	1600	1840	ms
		CWD = 10 kΩ to VDD, SET0 = 0, SET1 = 0	92.7	109.0	125.4	ms
		CWD = 10 kΩ to VDD, SET0 = 0, SET1 = 1	165.8	195.0	224.3	ms
		CWD = 10 kΩ to VDD, SET0 = 1, SET1 = 0	Watchdog disabled			
		CWD = 10 kΩ to VDD, SET0 = 1, SET1 = 1	8.8	11.0	13.2	ms
t _{WD-setup}	Setup time required for device to respond to changes on WDI after being enabled		150			μs
	Minimum WDI pulse duration		50			ns
t _{WD-del}	WDI to $\overline{\text{WDO}}$ delay		50			ns

(1) During power-on, V_{DD} must be a minimum 1.6 V for at least 300 μ s before the output corresponds to the SENSE voltage.

(2) 0 refers to $V_{SET} \leq V_{IL}$, 1 refers to $V_{SET} \geq V_{IH}$.

(3) If this watchdog ratio is used, then $t_{WDL(max)}$ can overlap $t_{WDL(min)}$.



(1) See Figure 2 for WDI timing requirements.

图 1. Timing Diagram

TPS3850

ZHCSFP2A – OCTOBER 2016 – REVISED NOVEMBER 2016

www.ti.com.cn




图 2. TPS3850 Window Watchdog Timing




图 3. Changing SET0 and SET1 Pins

6.7 Typical Characteristics

all curves are taken at $T_A = 25^\circ\text{C}$ with $1.6\text{ V} \leq V_{DD} \leq 6.5\text{ V}$ (unless otherwise noted)




图 4. $V_{IT+(OV)}$ Accuracy vs Temperature




图 5. $V_{IT-(UV)}$ Accuracy vs Temperature




图 6. $V_{IT-(OV)}$ Accuracy vs Temperature






图 7. $V_{IT+(UV)}$ Accuracy vs Temperature



Includes G and H versions; with 1.2-V, 1.8-V, 3.0-V, 3.3-V, and 5-V thresholds; total units = 41,111

图 8. $V_{IT+(OV)}$ Accuracy Histogram



Includes G and H versions; with 1.2-V, 1.8-V, 3.0-V, 3.3-V, and 5-V thresholds; total units = 41,111

图 9. $V_{IT-(UV)}$ Accuracy Histogram

Typical Characteristics (接下页)

all curves are taken at $T_A = 25^\circ\text{C}$ with $1.6\text{ V} \leq V_{DD} \leq 6.5\text{ V}$ (unless otherwise noted)




图 10. CWD Charging Current vs Temperature




图 11. Supply Current vs Power-Supply Voltage




图 12. Low-Level $\overline{\text{RESET}}$ Voltage vs $\overline{\text{RESET}}$ Current




图 13. Low-Level $\overline{\text{RESET}}$ Voltage vs $\overline{\text{RESET}}$ Current




图 14. Propagation Delay vs Overdrive




图 15. Propagation Delay vs Overdrive

Typical Characteristics (接下页)

all curves are taken at $T_A = 25^\circ\text{C}$ with $1.6\text{ V} \leq V_{DD} \leq 6.5\text{ V}$ (unless otherwise noted)




图 16. Propagation Delay vs Overdrive




图 17. Propagation Delay vs Overdrive




图 18. SENSE Glitch Immunity vs Temperature




图 19. SENSE Glitch Immunity vs Temperature




图 20. SENSE Glitch Immunity vs Temperature





图 21. SENSE Glitch Immunity vs Temperature

7 Detailed Description

7.1 Overview

The TPS3850 is a high-accuracy voltage supervisor with an integrated watchdog timer. This device includes a precision voltage supervisor with both overvoltage ($V_{IT+(OV)}$) and undervoltage ($V_{IT-(UV)}$) thresholds that achieve 0.8% accuracy over the specified temperature range of -40°C to $+125^{\circ}\text{C}$. In addition, the TPS3850 includes accurate hysteresis on both thresholds, making the device ideal for use with tight tolerance systems where voltage supervisors must ensure a RESET before the minimum and maximum supply tolerance of the microprocessor or system-on-a-chip (SoC) is reached.

7.2 Functional Block Diagram



NOTE: $R_{TOTAL} = R_1 + R_2 + R_3 = 4.5 \text{ M}\Omega$.

Functional Block Diagram (接下页)




图 22. Adjustable Version Block Diagram

7.3 Feature Description

7.3.1 CRST

The CRST pin provides the user the functionality of both high-precision, factory-programmed, reset delay timing options and user-programmable, reset delay timing. The CRST pin can be pulled up to VDD through a resistor, have an external capacitor to ground, or can be left unconnected. The configuration of the CRST pin is re-evaluated by the device every time the voltage on the SENSE line enters the valid window ($V_{IT+(UV)} < V_{SENSE} < V_{IT+(OV)}$). The pin evaluation is controlled by an internal state machine that determines which option is connected to the CRST pin. The sequence of events takes 381 μ s (t_{INIT}) to determine if the CRST pin is left unconnected, pulled up through a resistor, or connected to a capacitor. If the CRST pin is being pulled up to VDD, then a 10-k Ω pullup resistor is required.

7.3.2 RESET

The $\overline{\text{RESET}}$ pin features a programmable reset delay time that can be adjusted from 703 μ s to 3.22 seconds when using adjustable capacitor timing. $\overline{\text{RESET}}$ is an open-drain output that should be pulled up through a 1-k Ω to 100-k Ω pullup resistor. When VDD is above VDD(min), $\overline{\text{RESET}}$ remains high (not asserted) when the SENSE voltage is between the positive threshold ($V_{IT+(OV)}$) and the negative threshold ($V_{IT-(UV)}$). If SENSE falls below $V_{IT-(UV)}$ or rises above $V_{IT+(OV)}$, then $\overline{\text{RESET}}$ is asserted, driving the $\overline{\text{RESET}}$ pin to a low-impedance state. When SENSE comes back into the valid window, a $\overline{\text{RESET}}$ delay circuit is enabled that holds $\overline{\text{RESET}}$ low for a

Feature Description (接下页)

specified reset delay period (t_{RST}). This t_{RST} period is determined by what is connected to the CRST pin; see 图 28. When the reset delay has elapsed, the \overline{RESET} pin goes to a high-impedance state and uses a pullup resistor to hold \overline{RESET} high. The pullup resistor must be connected to the proper voltage rail to allow other devices to be connected at the correct interface voltage. To ensure proper voltage levels, give some consideration when choosing the pullup resistor values. The pullup resistor value is determined by output logic low voltage (V_{OL}), capacitive loading, and leakage current (I_D); see the [CRST Delay](#) section for more information.

7.3.3 Over- and Undervoltage Fault Detection

The TPS3850 features both overvoltage detection and undervoltage detection. This detection is achieved through the combination of two comparators with a precision voltage reference and a trimmed resistor divider (fixed versions only). The SENSE pin is used to monitor the critical voltage rail; this configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy and performance specifications. Both comparators also include built-in hysteresis that provides some noise immunity and ensures stable operation. If the voltage on the SENSE pin drops below $V_{IT-(UV)}$, then \overline{RESET} is asserted (driven low). When the voltage on the SENSE pin is between the positive and negative threshold voltages, \overline{RESET} deasserts after the user-defined \overline{RESET} delay time, as shown in 图 23.

The SENSE input can vary from GND to 6.5 V, regardless of the device supply voltage used. Although not required in most cases, for noisy applications, good analog-design practice is to place a 1-nF to 10-nF bypass capacitor at the SENSE pin in order to reduce sensitivity to transient voltages on the monitored signal.




图 23. Window Comparator Timing Diagram

7.3.4 Adjustable Operation Using the TPS3850H01

The adjustable version (TPS3850H01) can be used to monitor any voltage rail down to 0.4 V using the circuit illustrated in 图 24. When using the TPS3850H01, the device does not function as a window comparator; instead, the device only monitors the undervoltage threshold. To monitor a user-defined voltage, the target threshold voltage for the monitored supply (V_{MON}) and the resistor divider values can be calculated by using 公式 1 and 公式 2, respectively:

$$V_{MON} = V_{IT(ADJ)} \times \left(1 + \frac{R_1}{R_2} \right) \quad (1)$$

公式 1 can be used to calculate either the negative threshold or the positive threshold by replacing V_{ITx} with either V_{ITN} or $V_{ITN} + V_{HYST}$, respectively.

$$R_{TOTAL} = R_1 + R_2 \quad (2)$$

Large resistor values minimize current consumption; however, the input bias current of the device degrades accuracy if the current through the resistors is too low. Therefore, choosing an R_{TOTAL} value so that the current through the resistor divider is at least 100 times larger than the maximum SENSE pin current (I_{SENSE}) ensures a good degree of accuracy; see the [Optimizing Resistor Dividers at a Comparator Input](#) application report for more details on sizing input resistors.

Feature Description (接下页)




图 24. Adjustable Voltage Monitor

7.3.5 Window Watchdog

7.3.5.1 SET0 and SET1

When changing the SET0 or SET1 pins, there are two cases to consider: enabling and disabling the watchdog, and changing the SET0 or SET1 pins when the watchdog is enabled. In case 1 where the watchdog is being enabled or disabled, the changes take effect immediately. However, in case 2, a RESET event must occur in order for the changes to take place.

7.3.5.1.1 Enabling the Window Watchdog

The TPS3850 features the ability to enable and disable the watchdog timer. This feature allows the user to start with the watchdog timer disabled and then enable the watchdog timer using the SET0 and SET1 pins. The ability to enable and disable the watchdog is useful to avoid undesired watchdog trips during initialization and shutdown. When the SETx pins are changed to disable the watchdog timer, changes on the pins are responded to immediately (as shown in 图 25). When the watchdog goes from disabled to enabled, there is a 150 μ s ($t_{WD-setup}$) transition period where the device does not respond to changes on WDI. After this 150- μ s period, the device begins to respond to changes on WDI again.




图 25. Enabling the Watchdog Timer

Feature Description (接下页)

7.3.5.1.2 SET0 and SET1 During Normal Watchdog Operation

The SET0 and SET1 pins can be used to control the window watchdog ratio of the lower boundary to the upper boundary. There are four possible modes for the watchdog (see 表 6): disabled, 1:8 ratio, 3:4 ratio, and 1:2 ratio. If SET0 = 1 and SET1 = 0, then the watchdog is disabled. When the watchdog is disabled \overline{WDO} does not assert, and the TPS3850 functions as a normal supervisor. The SET0 and SET1 pins can be changed when the device is operational, but cannot be changed at the same time. If these pins are changed when the device is operational, then there must be a 500- μ s (t_{SET}) delay between switching the two pins. If the SET0 and SET1 are used to change the reset timing, then a reset event must occur before the new timing condition is latched. This reset can be triggered by SENSE rising above $V_{IT+(OV)}$ or below $V_{IT-(UV)}$, or by bringing V_{DD} below V_{UVLO} . 图 26 shows how the SET0 and SET1 pins do not change the watchdog timing option until a reset event has occurred.




图 26. Changing SET0 and SET1 Pins

Feature Description (接下页)

7.3.6 Window Watchdog Timer

This section provides information for the window watchdog modes of operation. A window watchdog is typically employed in safety critical applications where a traditional watchdog timer is inadequate. In a traditional watchdog, there is a maximum time in which a pulse must be issued to prevent the reset from occurring. However, in a window watchdog the pulse must be issued between a maximum lower window time ($t_{WDL(max)}$) and the minimum upper window time ($t_{WDL(min)}$) set by the CWD pin and the SET0 and SET1 pins. 表 6 describes how t_{WDL} can be used to calculate the timing of t_{WDL} . The t_{WDL} timing can also be changed by adjusting the SET0 and SET1 pins. 图 27 shows the valid region for a WDI pulse to be issued to prevent the \overline{WDO} from being triggered and being pulled low.




图 27. TPS3850 Window Watchdog Timing

Feature Description (接下页)

7.3.6.1 CWD

The CWD pin provides the user the functionality of both high-precision, factory-programmed watchdog timing options and user-programmable watchdog timing. The TPS3850 features three options for setting the watchdog window: connecting a capacitor to the CWD pin, connecting a pullup resistor to VDD, and leaving the CWD pin unconnected. The configuration of the CWD pin is evaluated by the device every time V_{SENSE} enters the valid window ($V_{IT+(UV)} < V_{SENSE} < V_{IT-(OV)}$). The pin evaluation is controlled by an internal state machine that determines which option is connected to the CWD pin. The sequence of events takes $381\ \mu s$ (t_{INIT}) to determine if the CWD pin is left unconnected, pulled up through a resistor, or connected to a capacitor. If the CWD pin is being pulled up to VDD using a pullup resistor, then a 10-k Ω resistor is required.

7.3.6.2 WDI Functionality

WDI is the watchdog timer input that controls the \overline{WDO} output. The WDI input is triggered by the falling edge of the input signal. For the first pulse, the watchdog acts as a traditional watchdog timer; thus, the first pulse must be issued before $t_{WDU(min)}$. After the first pulse, to ensure proper functionality of the watchdog timer, always issue the WDI pulse within the window of $t_{WDL(max)}$ and $t_{WDU(min)}$. If the pulse is issued in this region, then \overline{WDO} remains unasserted. Otherwise, the device asserts \overline{WDO} , putting the \overline{WDO} pin into a low-impedance state.

The watchdog input (WDI) is a digital pin. In order to ensure there is no increase in I_{DD} , drive the WDI pin to either VDD or GND at all times. Putting the pin to an intermediate voltage can cause an increase in supply current (I_{DD}) because of the architecture of the digital logic gates. When \overline{RESET} is asserted, the watchdog is disabled and all signals input to WDI are ignored. When \overline{RESET} is no longer asserted, the device resumes normal operation and no longer ignores the signal on WDI. If the watchdog is disabled, drive the WDI pin to either VDD or GND.

7.3.6.3 \overline{WDO} Functionality

The TPS3850 features a window watchdog timer with an independent watchdog output (\overline{WDO}). The independent watchdog output provides the flexibility to flag a fault in the watchdog timing without performing an entire system reset. When \overline{RESET} is not asserted (high), the \overline{WDO} signal maintains normal operation. When asserted, \overline{WDO} remains down for t_{RST} . When the \overline{RESET} signal is asserted (low), the \overline{WDO} pin goes to a high-impedance state. When \overline{RESET} is unasserted, the window watchdog timer resumes normal operation and \overline{WDO} can be used again.

7.4 Device Functional Modes

表 1 summarizes the functional modes of the TPS3850.

表 1. Device Functional Modes

VDD	WDI	WDO	SENSE	RESET
$V_{DD} < V_{POR}$	—	—	—	Undefined
$V_{POR} \leq V_{DD} < V_{UVLO}$	Ignored	High	—	Low
$V_{DD} \geq V_{DD(min)}$	Ignored	High	$V_{SENSE} < V_{IT+(UV)}^{(1)}$	Low
	Ignored	High	$V_{SENSE} > V_{IT-(OV)}^{(1)}$	Low
	$t_{WDL(max)} \leq t_{pulse}^{(2)} \leq t_{WDU(min)}$	High	$V_{IT-(UV)} < V_{SENSE} < V_{IT+(OV)}^{(3)}$	High
	$t_{WDL(max)} > t_{pulse}^{(2)}$	Low	$V_{IT-(UV)} < V_{SENSE} < V_{IT+(OV)}^{(3)}$	High
	$t_{WDU(min)} < t_{pulse}^{(2)}$	Low	$V_{IT-(UV)} < V_{SENSE} < V_{IT+(OV)}^{(3)}$	High

(1) When V_{SENSE} has not entered the valid window.

(2) Where t_{pulse} is the time between falling edges on WDI.

(3) When V_{SENSE} is in the valid window.

7.4.1 VDD is Below V_{POR} ($V_{DD} < V_{POR}$)

When V_{DD} is less than V_{POR} , \overline{RESET} is undefined and can be either high or low. The state of \overline{RESET} largely depends on the load that the \overline{RESET} pin is experiencing.

7.4.2 Above Power-On-Reset But Less Than UVLO ($V_{POR} \leq V_{DD} < V_{UVLO}$)

When V_{DD} is less than V_{UVLO} , and greater than or equal to V_{POR} , the \overline{RESET} signal is asserted (logic low) regardless of the voltage on the SENSE pin. When \overline{RESET} is asserted, the watchdog output \overline{WDO} is in a high-impedance state regardless of the WDI signal that is input to the device.

7.4.3 Above UVLO But Less Than V_{DD(min)} ($V_{UVLO} \leq V_{DD} < V_{DD(min)}$)

When V_{DD} is less than $V_{DD(min)}$ and greater than or equal to V_{UVLO} , the \overline{RESET} signal responds to changes on the SENSE pin, but the accuracy can be degraded.

7.4.4 Normal Operation ($V_{DD} \geq V_{DD(min)}$)

When V_{DD} is greater than or equal to $V_{DD(min)}$, the \overline{RESET} signal is determined by V_{SENSE} . When \overline{RESET} is asserted, \overline{WDO} goes to a high-impedance state. \overline{WDO} is then pulled high through the pullup resistor.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The following sections describe in detail proper device implementation, depending on the final application requirements.

8.1.1 CRST Delay

The TPS3850 features three options for setting the reset delay (t_{RST}): connecting a capacitor to the CRST pin, connecting a pullup resistor to VDD, and leaving the CRST pin unconnected. 图 28 shows a schematic drawing of all three options. To determine which option is connected to the CRST pin, an internal state machine controls the internal pulldown device and measures the pin voltage. This sequence of events takes 381 μs (t_{INIT}) to determine which timing option is used. Every time RESET is asserted, the state machine determines what is connected to the pin.




图 28. CRST Charging Circuit

8.1.1.1 Factory-Programmed Reset Delay Timing

To use the factory-programmed timing options, the CRST pin must either be left unconnected or pulled up to VDD through a 10-k Ω pullup resistor. Using these options enables a high-precision, 15% accurate reset delay timing, as shown in 表 2.

表 2. Reset Delay Time for Factory-Programmed Reset Delay Timing

CRST	RESET DELAY TIME (t_{RST})			UNIT
	MIN	TYP	MAX	
NC	170	200	230	ms
10 k Ω to VDD	8.5	10	11.5	ms

8.1.1.2 Programmable Reset Delay-Timing

The TPS3850 uses a CRST pin charging current (I_{CRST}) of 375 nA. When using an external capacitor, the rising RESET delay time can be set to any value between 700 μ s ($C_{CRST} = 100$ pF) and 3.2 seconds ($C_{CRST} = 1$ μ F). The typical ideal capacitor value needed for a given delay time can be calculated using 公式 3, where C_{CRST} is in microfarads and t_{RST} is in seconds:

$$t_{RST} = 3.22 \times C_{CRST} + 0.000381 \quad (3)$$

To calculate the minimum and maximum-reset delay time use 公式 4 and 公式 5, respectively.

$$t_{RST(min)} = 2.8862 \times C_{CRST} + 0.000381 \quad (4)$$

$$t_{RST(max)} = 3.64392 \times C_{CRST} + 0.000381 \quad (5)$$

The slope of 公式 3 is determined by the time the CRST charging current (I_{CRST}) takes to charge the external capacitor up to the CRST comparator threshold voltage (V_{CRST}). When RESET is asserted, the capacitor is discharged through the internal CRST pulldown resistor. When the RESET conditions are cleared, the internal precision current source is enabled and begins to charge the external capacitor; when $V_{CRST} = 1.21$ V, RESET is unasserted. Note that in order to minimize the difference between the calculated RESET delay time and the actual RESET delay time, use a high-quality ceramic dielectric COG, X5R, or X7R capacitor and minimize parasitic board capacitance around this pin. 表 3 lists the reset delay time ideal capacitor values for C_{CRST} .

表 3. Reset Delay Time for Common Ideal Capacitor Values

C_{CRST}	RESET DELAY TIME (t_{RST})			UNIT
	MIN ⁽¹⁾	TYP	MAX ⁽¹⁾	
100 pF	0.67	0.70	0.75	ms
1 nF	3.27	3.61	4.02	ms
10 nF	29.2	32.6	36.8	ms
100 nF	289	323	364	ms
1 μ F	2886	3227	3644	ms

(1) Minimum and maximum values are calculated using ideal capacitors.

8.1.2 CWD Functionality

The TPS3850 features three options for setting the watchdog window: connecting a capacitor to the CWD pin, connecting a pullup resistor to VDD, and leaving the CWD pin unconnected. 图 29 shows a schematic drawing of all three options. If this pin is connected to VDD through a 10-k Ω pullup resistor or left unconnected (high impedance), then the factory-programmed watchdog timeouts are enabled; see the [Timing Requirements](#) table. Otherwise, the watchdog timeout can be adjusted by placing a capacitor from the CWD pin to ground.




图 29. CWD Charging Circuit

8.1.2.1 Factory-Programmed Timing Options

If using the factory-programmed timing options (listed in 表 4), the CWD pin must either be unconnected or pulled up to VDD through a 10-kΩ pullup resistor. Using these options enables high-precision, 15% accurate watchdog timing.

表 4. Factory-Programmed Watchdog Timing

INPUT			WATCHDOG LOWER BOUNDARY (t_{WDL})			WATCHDOG UPPER BOUNDARY (t_{WDU})			UNIT
CWD	SET0	SET1	MIN	TYP	MAX	MIN	TYP	MAX	
NC	0	0	19.1	22.5	25.9	46.8	55.0	63.3	ms
	0	1	1.5	1.85	2.2	22.0	27.5	33.0	ms
	1	0	Watchdog disabled			Watchdog disabled			
	1	1	680	800	920	1360	1600	1840	ms
10 kΩ to VDD	0	0	7.7	9.0	10.4	92.7	109.0	125.4	ms
	0	1	7.7	9.0	10.4	165.8	195.0	224.3	ms
	1	0	Watchdog disabled			Watchdog disabled			
	1	1	1.5	1.85	2.2	8.8	11.0	13.2	ms

8.1.2.2 Adjustable Capacitor Timing

Adjustable capacitor timing is achievable by connecting a capacitor to the CWD pin. If a capacitor is connected to CWD, then a 375-nA constant-current source charges C_{CWD} until $V_{CWD} = 1.21$ V. The TPS3850 determines the window watchdog upper boundary with the formula given in 公式 6, where C_{CWD} is in microfarads and t_{WDU} is in seconds.

$$t_{WDU(typ)} = 77.4 \times C_{CWD} + 0.055 \quad (6)$$

The TPS3850 is designed and tested using C_{CWD} capacitors between 100 pF and 1 μF. Note that 公式 6 is for ideal capacitors, capacitor tolerances cause the actual device timing to vary. For the most accurate timing, use ceramic capacitors with COG dielectric material. As shown in 表 5, when using the minimum capacitor of 100 pF, the watchdog upper boundary is 62.74 ms; whereas with a 1-μF capacitor, the watchdog upper boundary is 77.455 seconds. If a C_{CWD} capacitor is used, 公式 6 can be used to set t_{WDU} the window watchdog upper boundary. The window watchdog lower boundary is dependent on the SET0 and SET1 pins because these pins set the window watchdog ratio of the lower boundary to upper boundary; 表 6 shows how t_{WDL} can be used to calculate t_{WDL} based on the SET0 and SET1 pins.

表 5. t_{WDU} Values for Common Ideal Capacitor Values

C_{CWD}	WATCHDOG UPPER BOUNDARY (t_{WDU})			UNIT
	MIN ⁽¹⁾	TYP	MAX ⁽¹⁾	
100 pF	53.32	62.74	72.15	ms
1 nF	112.5	132.4	152.2	ms
10 nF	704	829	953	ms
100 nF	6625	7795	8964	ms
1 μF	65836	77455	89073	ms

(1) Minimum and maximum values are calculated using ideal capacitors.

表 6. Programmable CWD Timing

INPUT			WATCHDOG LOWER BOUNDARY (t_{WDL})			WATCHDOG UPPER BOUNDARY (t_{WDU})			UNIT
CWD	SET0	SET1	MIN	TYP	MAX	MIN	TYP	MAX	
C_{CWD}	0	0	$t_{WDU(min)} \times 0.125$	$t_{WDU} \times 0.125$	$t_{WDU(max)} \times 0.125$	$0.85 \times t_{WDU(typ)}$	$t_{WDU(typ)}^{(1)}$	$1.15 \times t_{WDU(typ)}$	s
	0	1	$t_{WDU(min)} \times 0.75$	$t_{WDU} \times 0.75$	$t_{WDU(max)} \times 0.75$	$0.85 \times t_{WDU(typ)}$	$t_{WDU(typ)}^{(1)}$	$1.15 \times t_{WDU(typ)}$	s
	1	0	Watchdog disabled			Watchdog disabled			
	1	1	$t_{WDU(min)} \times 0.5$	$t_{WDU} \times 0.5$	$t_{WDU(max)} \times 0.5$	$0.85 \times t_{WDU(typ)}$	$t_{WDU(typ)}^{(1)}$	$1.15 \times t_{WDU(typ)}$	s

(1) Calculated from 公式 6 using ideal capacitors.

8.1.3 Adjustable SENSE Configuration

The TPS3850H01 has an undervoltage supervisor that can monitor voltage rails greater than 0.4 V. 表 7 contains 1% resistor values for creating a voltage divider to monitor common rails from 0.5 V to 12 V with a threshold of 4% and 10%. These resistor values can be scaled to decrease the amount of current flowing through the resistor divider, but increasing the resistor values also decreases the accuracy of the resistor divider. General practice is for the current flowing through the resistor divider to be 100 times greater than the current going into the SENSE pin. This practice ensures the highest possible accuracy. 公式 7 can be used to calculate the resistors required in the resistor divider. 图 30 shows the block diagram for adjustable operation.

$$V_{\text{MON}} = V_{\text{IT(ADJ)}} \times \left(1 + \frac{R_1}{R_2} \right) \quad (7)$$

表 7. SENSE Resistor Divider Values

INPUT VOLTAGE (V)	4% THRESHOLD			10% THRESHOLD		
	R ₁ (kΩ)	R ₂ (kΩ)	THRESHOLD VOLTAGE (V)	R ₁ (kΩ)	R ₂ (kΩ)	THRESHOLD VOLTAGE (V)
0.5	16.2	80.6	0.48	10	80.6	0.45
0.8	75	80.6	0.77	64.9	80.6	0.72
0.9	93.1	80.6	0.86	82.5	80.6	0.81
1.2	150	80.6	1.14	137	80.6	1.08
1.8	267	80.6	1.73	249	80.6	1.64
2.5	402	80.6	2.40	374	80.6	2.26
3	499	80.6	2.88	464	80.6	2.70
3.3	562	80.6	3.19	523	80.6	2.99
5	887	80.6	4.80	825	80.6	4.49
12	2260	80.6	11.62	2100	80.6	10.82




图 30. Adjustable Voltage Divider

8.1.4 Overdrive on the SENSE Pin

The propagation delay from exceeding the threshold to $\overline{\text{RESET}}$ being asserted is dependent on two conditions: the amplitude of the voltage on the SENSE pin relative to the threshold, (ΔV_1 and ΔV_2), and the length of time that the voltage is above or below the trip point (t_1 and t_2). If the voltage is just over the trip point for a long period of time, then $\overline{\text{RESET}}$ asserts and the output is pulled low. However, if the SENSE voltage is just over the trip point for a few nanoseconds, then the $\overline{\text{RESET}}$ does not assert and the output remains high. The time required for $\overline{\text{RESET}}$ to assert can be changed by increasing the time that the SENSE voltage goes over the trip point. 公式 8 shows how to calculate the percentage overdrive.

$$\text{Overdrive} = | (V_{\text{SENSE}} / V_{\text{ITx}} - 1) \times 100\% | \quad (8)$$

In 公式 8, V_{ITx} corresponds to the SENSE threshold trip point. If V_{SENSE} exceeds the positive threshold, then $V_{\text{IT+(OV)}}$ is used. $V_{\text{IT-(UV)}}$ is used when V_{SENSE} falls below the negative threshold. In 图 31, t_1 and t_2 correspond to the amount of time that the SENSE voltage is over the threshold. The response time versus overdrive for $V_{\text{IT+(OV)}}$ and $V_{\text{IT-(UV)}}$ is illustrated in 图 14 and 图 17, respectively.

The TPS3850 is relatively immune to short positive and negative transients on the SENSE pin because of the overdrive voltage curve; see 图 20 and 图 21.




图 31. Overdrive Voltage on the SENSE Pin

8.2 Typical Applications

8.2.1 Design 1: Monitoring a 1.2-V Rail with Factory-Programmable Watchdog Timing

A typical application for the TPS3850 is shown in 图 32. The TPS3850G12 is used to monitor the 1.2-V, V_{CORE} rail powering the microcontroller.




图 32. Monitoring Supply Voltage and Watchdog Supervision of a Microcontroller

8.2.1.1 Design Requirements

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Reset delay	Minimum reset delay of 250 ms	Minimum reset delay of 260 ms, reset delay of 322 ms (typical)
Watchdog window	Functions with a 200-Hz pulse-width modulation (PWM) signal with a 50% duty cycle	Leaving the CWD pin unconnected with SET0 = 0 and SET1 = 1 produces a window with a $t_{WDL(max)}$ of 2.2 ms and a $t_{WDL(min)}$ of 22 ms
Output logic voltage	1.8-V CMOS	1.8-V CMOS
Monitored rail	1.2 V within $\pm 5\%$	Worst-case $V_{IT+(OV)}$ 1.257 V (4.8%) Worst-case $V_{IT-(UV)}$ 1.142 V (4.7%)
Maximum device current consumption	200 μA	10 μA of current consumption, typical worst-case of 199 μA when WDO or RESET is asserted

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Monitoring the 1.2-V Rail

The window comparator allows for precise voltage supervision of common rails between 0.9 V and 5.0 V. This application calls for very tight monitoring of the rail with only $\pm 5\%$ of variation allowed on the rail. To ensure this requirement is met, the TPS3850G12 was chosen for its $\pm 4\%$ thresholds. To calculate the worst-case for $V_{IT+(OV)}$ and $V_{IT-(UV)}$, the accuracy must also be taken into account. The worst-case for $V_{IT+(OV)}$ can be calculated by 公式 9:

$$V_{IT+(OV)(Worst-Case)} = V_{IT+(OV)typ} \times 1.048 = 1.2 \times 1.048 = 1.257 \text{ V} \quad (9)$$

The worst case for $V_{IT-(UV)}$ can be calculated using 公式 10:

$$V_{IT-(UV)(Worst-Case)} = V_{IT-(UV)typ} \times 0.952 = 1.2 \times 0.952 = 1.142 \text{ V} \quad (10)$$

8.2.1.2.2 Meeting the Minimum Reset Delay

The TPS3850 features three options for setting the reset delay: connecting a capacitor to the CRST pin, connecting a pullup resistor, and leaving the CRST pin unconnected. If the CRST pin is either unconnected or pulled up the minimum timing requirement cannot be met, thus an external capacitor must be connected to the CRST pin. Because a minimum time is required, the worst-case scenario is a supervisor with a high CRST charging current (I_{CRST}) and a low CRST comparator threshold (V_{CRST}). For applications with ambient temperatures ranging from -40°C to $+125^{\circ}\text{C}$, C_{CRST} can be calculated using $I_{CRST(MAX)}$, $V_{CRST(MIN)}$, and solving for C_{CRST} in 公式 11:

$$C_{RST(min)_ideal} = \frac{t_{RST(min)} - 0.000381}{2.8862} = \frac{0.25 - 0.000381}{2.8862} \quad (11)$$

When solving 公式 11, the minimum capacitance required at the CRST pin is $0.086\ \mu\text{F}$. If standard capacitors with $\pm 10\%$ tolerances are used, then the minimum CRST capacitor required can be found in 公式 12:

$$C_{RST(min)} = \frac{C_{RST(min)_ideal}}{1 - C_{tolerance}} = \frac{0.086\ \mu\text{F}}{1 - 0.1} \quad (12)$$

Solving 公式 12 where $C_{tolerance}$ is 0.1 or 10%, the minimum C_{CRST} capacitor is $0.096\ \mu\text{F}$. This value is then rounded up to the nearest standard capacitor value, so a $0.1\text{-}\mu\text{F}$ capacitor must be used to achieve this reset delay timing. If voltage and temperature derating are being considered, then also include these values in $C_{tolerance}$.

8.2.1.2.3 Setting the Watchdog Window

In this application, the window watchdog timing options are based on the PWM signal that is provided to the TPS3850. A window watchdog setting must be chosen such that the falling edge of the PWM signal always falls within the window. A nominal window must be designed with $t_{WDL(max)}$ less than 5 ms and $t_{WDU(min)}$ greater than 5 ms. There are several options that satisfy this window option. An external capacitor can be placed on the CWD pin and calculated to have a sufficient window. Another option is to use one of the factory-programmed timing options, which ensures a $\pm 15\%$ accuracy from the nominal value. An additional advantage of choosing one of the factory-programmed options is the ability to reduce the number of components required, thus reducing overall BOM cost. Leaving the CWD pin unconnected (NC) with SET0 = 0 and SET1 = 1 produces a $t_{WDL(max)}$ of 2.2 ms and a $t_{WDU(min)}$ of 22 ms; see 图 37.

8.2.1.2.4 Calculating the $\overline{\text{RESET}}$ and $\overline{\text{WDO}}$ Pullup Resistor

The TPS3850 uses an open-drain configuration for the $\overline{\text{RESET}}$ circuit, as shown in 图 33. When the FET is off, the resistor pulls the drain of the transistor to VDD and when the FET is turned on, the FET attempts to pull the drain to ground, thus creating an effective resistor divider. The resistors in this divider must be chosen to ensure that V_{OL} is below its maximum value. To choose the proper pullup resistor, there are three key specifications to keep in mind: the pullup voltage (V_{PU}), the recommended maximum $\overline{\text{RESET}}$ pin current (I_{RST}), and V_{OL} . The maximum V_{OL} is 0.4 V, meaning that the effective resistor divider created must be able to bring the voltage on the reset pin below 0.4 V with I_{RST} kept below 10 mA. For this example, with a V_{PU} of 1.8 V, a resistor must be chosen to keep I_{RST} below 200 μA because this value is the maximum consumption current allowed. To ensure this specification is met, a pullup resistor value of 10 k Ω was selected, which sinks a maximum of 180 μA when $\overline{\text{RESET}}$ or $\overline{\text{WDO}}$ is asserted. As illustrated in 图 12, the $\overline{\text{RESET}}$ current is at 180 μA and the low-level output voltage is approximately zero.




图 33. Open-Drain $\overline{\text{RESET}}$ Configuration

8.2.1.3 Application Curves

Unless otherwise stated, application curves were taken at $T_A = 25^\circ\text{C}$.




图 34. Startup Waveform




图 35. Window Comparator Thresholds Entering a Valid Window




图 36. 200-Hz WDI Pulse




图 37. Window Watchdog Timing





图 38. Typical $\overline{\text{RESET}}$ Delay Timing

8.2.2 Design 2: Using TPS3850H01 to monitor a 0.7-V Rail With an Adjustable Window Watchdog Timing

A typical application for the TPS3850H01 is shown in 图 39.



Copyright © 2016, Texas Instruments Incorporated

图 39. Monitoring Supply Voltage and Watchdog Supervision of a Microcontroller

8.2.2.1 Design Requirements

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Reset delay	Minimum RESET delay of 150 ms	Minimum RESET delay of 170 ms
Watchdog disable for initialization period	Watchdog must remain disabled for 7 seconds until logic enables the watchdog timer	7.21 seconds (typ)
Watchdog window	250 ms, maximum	$t_{WDL(max)} = 135\text{ ms}$, $t_{WDU(min)} = 181\text{ ms}$
Output logic voltage	3.3-V CMOS	3.3-V CMOS
Monitored rail	0.7 V, with 7% threshold	$V_{ITN(max)}\ 0.667\text{ V}\ (-4.7\%)$
		$V_{ITN(typ)}\ 0.65\text{ V}\ (-6.6\%)$
		$V_{ITN(min)}\ 0.641\text{ V}\ (-8.5\%)$
Maximum device current consumption	50 μA	10 μA of current consumption typical, worst-case of 52 μA when WDO or RESET is asserted ⁽¹⁾

(1) Only includes the current consumption of the TPS3850.

8.2.2.2 Detailed Design Procedure

8.2.2.2.1 Meeting the Minimum Reset Delay

The design goal for the $\overline{\text{RESET}}$ delay time can be achieved by either using an external capacitor or the CRST pin can be left unconnected. In order to minimize component count, the CRST pin is left unconnected. For CRST = NC, the minimum delay is 170 ms, which is greater than the minimum required $\overline{\text{RESET}}$ delay of 150 ms.

8.2.2.2.2 Setting the Window Watchdog

As illustrated in 图 29, there are three options for setting the window watchdog. The design specifications in this application require the programmable timing option (external capacitor connected to CWD). When a capacitor is connected to the CWD pin, the window is governed by 公式 13. 公式 13 is only valid for ideal capacitors, any temperature or voltage derating must be accounted for separately.

$$C_{\text{CWD}} (\mu\text{F}) = \frac{t_{\text{WDU}} - 0.055}{77.4} = \frac{0.25 - 0.055}{77.4} = 0.0025 \mu\text{F} \quad (13)$$

The nearest standard capacitor value to 2.5 nF is 2.2 nF. Selecting 2.2 nF for the C_{CWD} capacitor gives the following minimum and maximum timing parameters:

$$t_{WDU(MIN)} = 0.85 \times t_{WDU(TYP)} = 0.85 \times (77.4 \times 2.2 \times 10^{-3} + 0.055) = 191 \text{ ms} \quad (14)$$

$$t_{WDL(MAX)} = 0.5 \times t_{WDL(MAX)} = 0.5 \times [1.15 \times (77.4 \times 2.2 \times 10^{-3} + 0.055)] = 129 \text{ ms} \quad (15)$$

Capacitor tolerance also influence $t_{WDU(MIN)}$ and $t_{WDL(MAX)}$. Select a ceramic COG dielectric capacitor for high accuracy. For 2.2 nF, COG capacitors are readily available with a 5% tolerance, which results in a 5% decrease in $t_{WDU(MIN)}$ and a 5% increase in $t_{WDL(MAX)}$, giving 181 ms and 135 ms, respectively. A falling edge must be issued within this window.

8.2.2.2.3 Watchdog Disabled During the Initialization Period

The watchdog is often needed to be disabled during startup to allow for an initialization period. When the initialization period is over, the watchdog timer is turned back on to allow the microcontroller to be monitored by the TPS3850. To achieve this setup, SET0 must start at VDD and SET1 must start at GND. In this design, SET0 is simply tied to VDD and SET1 is controlled by a [TPS3890](#) supervisor. In this application, the TPS3890 was chosen to monitor V_{DD} as well, which means that \overline{RESET} on the TPS3890 stays low until V_{DD} rises above V_{ITN} . When V_{DD} comes up, the delay time can be adjusted through the CT capacitor on the TPS3890. With this approach, the \overline{RESET} delay can be adjusted from a minimum of 25 μ s to a maximum of 30 seconds. For this design, a minimum delay of 7 seconds is needed until the watchdog timer is enabled. The CT capacitor calculation (see the [TPS3890 data sheet](#)) yields an ideal capacitance of 6.59 μ F, giving a closest standard ceramic capacitor value of 6.8 μ F. When connecting a 6.8- μ F capacitor from CT to GND, the typical delay time is 7.21 seconds. [图 40](#) illustrates the typical startup waveform for this circuit when the watchdog input is off. [图 40](#) illustrates that when the watchdog is disabled, the \overline{WDO} output remains high. See the [TPS3890 data sheet](#) for detailed information on the TPS3890.

8.2.2.2.4 Calculating the Sense Resistor

There are three key specifications to keep in mind when calculating the resistor divider values (R_1 and R_2 , see [图 24](#) or [图 30](#)): voltage threshold ($V_{IT(ADJ)}$), resistor tolerance, and the SENSE pin current (I_{SENSE}). To ensure that no accuracy is lost because of I_{SENSE} , the current through the resistor divider must be 100 times greater than I_{SENSE} . Starting with $R_2 = 80.6 \text{ k}\Omega$ provides a 5- μ A resistor divider current when $V_{SENSE} = 0.4 \text{ V}$. To calculate the nominal resistor values, use [公式 16](#):

$$V_{ITN} = V_{IT(ADJ)} + R_1 \frac{V_{IT(ADJ)}}{R_2}$$

where

- V_{ITN} is the monitored falling threshold voltage and
 - $V_{IT(ADJ)}$ is the threshold voltage on the SENSE pin
- (16)

Solving [公式 16](#) for R_1 gives the nearest 1% resistor of 51.1 k Ω . Now, plug R_1 back into [公式 16](#) to get the monitored threshold. With these resistor values, the nominal threshold is 0.65 V or 6.6%.

In order to calculate the minimum and maximum threshold variation including the tolerances of the resistors, threshold voltage, and sense current, use [公式 17](#) and [公式 18](#).

$$V_{ITN(min)} = V_{IT(ADJ)min} + R_{1(min)} \frac{V_{IT(ADJ)min}}{R_{2(max)} + I_{SENSE(min)}} = 0.641 \text{ V} \quad (17)$$

$$V_{ITN(max)} = V_{IT(ADJ)max} + R_{1(max)} \frac{V_{IT(ADJ)max}}{R_{2(min)} + I_{SENSE(max)}} = 0.667 \text{ V}$$

where

- V_{ITN} is the falling monitored threshold voltage
 - $V_{IT(ADJ)}$ is the sense voltage threshold and
 - I_{SENSE} is the sense pin current
- (18)

The calculated tolerance on R_1 and R_2 is 1%.

8.2.2.3 Application Curves




图 40. Startup Without a WDI Signal




图 41. Typical WDI Signal

9 Power Supply Recommendations

This device is designed to operate from an input supply with a voltage range between 1.6 V and 6.5 V. An input supply capacitor is not required for this device; however, if the input supply is noisy, then good analog practice is to place a 0.1- μ F capacitor between the VDD pin and the GND pin.

10 Layout

10.1 Layout Guidelines

Make sure that the connection to the VDD pin is low impedance. Good analog design practice recommends placing a 0.1- μ F ceramic capacitor as near as possible to the VDD pin. If a capacitor is not connected to the CRST pin, then minimize parasitic capacitance on this pin so the $\overline{\text{RESET}}$ delay time is not adversely affected.

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a 0.1- μ F ceramic capacitor as near as possible to the VDD pin.
- If a C_{CRST} capacitor or pullup resistor is used, place these components as close as possible to the CRST pin. If the CRST pin is left unconnected, make sure to minimize the amount of parasitic capacitance on the pin.
- If a C_{CWD} capacitor or pullup resistor is used, place these components as close as possible to the CWD pin. If the CWD pin is left unconnected, make sure to minimize the amount of parasitic capacitance on the pin.
- Place the pullup resistors on $\overline{\text{RESET}}$ and $\overline{\text{WDO}}$ as close to the pin as possible.

10.2 Layout Example




图 42. Typical Layout for the TPS3850

11 器件和文档支持

11.1 器件支持

11.1.1 器件命名规则

表 8. 器件命名规则

说明	命名规则	值
TPS3850 (具有窗口看门狗的高精度监控器)	—	—
X (标称阈值, 受监视电压标称值的百分比)	G	$V_{IT+(OV)} = 4\%$; $V_{IT-(UV)} = -4\%$
	H	$V_{IT+(OV)} = 7\%$; $V_{IT-(UV)} = -7\%$
yy(y) (受监视电压标称值选项)	01	0.4V
	09	0.9V
	115	1.15V
	12	1.2V
	18	1.8V
	25	2.5V
	30	3.0V
	33	3.3V
	50	5.0V

11.2 文档支持

11.2.1 相关文档

相关文档如下:

- [《TPS3890 延迟可通过编程设定的低静态电流、1% 精密监控器》](#) (文献编号: SLVSD65)
- [应用报告《优化比较器输入端的电阻分压器》](#) (文献编号: SLVA450)
- [《TPS3850EVM-781 评估模块》](#) (文献编号: SBVU032)

11.3 接收文档更新通知

如需接收文档更新通知, 请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后, 即可每周定期收到已更改的产品信息。有关更改的详细信息, 请查阅已修订文档中包含的修订历史记录。

11.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序, 可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级, 大至整个器件故障。精密的集成电路可能更容易受到损坏, 这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3850G12DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850CA	Samples
TPS3850G12DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850CA	Samples
TPS3850G18DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850DA	Samples
TPS3850G18DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850DA	Samples
TPS3850G30DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850FA	Samples
TPS3850G30DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850FA	Samples
TPS3850G33DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850GA	Samples
TPS3850G33DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850GA	Samples
TPS3850G50DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850HA	Samples
TPS3850G50DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850HA	Samples
TPS3850H01DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850AA	Samples
TPS3850H01DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850AA	Samples
TPS3850H12DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850KA	Samples
TPS3850H12DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850KA	Samples
TPS3850H18DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850LA	Samples
TPS3850H18DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850LA	Samples
TPS3850H30DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850NA	Samples
TPS3850H30DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850NA	Samples
TPS3850H33DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850PA	Samples
TPS3850H33DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850PA	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3850H50DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850RA	Samples
TPS3850H50DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	850RA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3850G12DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850G12DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850G18DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850G18DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850G30DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850G30DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850G33DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850G33DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850G50DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850G50DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850H01DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850H01DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850H12DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850H12DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850H18DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850H18DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850H30DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850H30DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3850H33DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850H33DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850H50DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS3850H50DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3850G12DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS3850G12DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS3850G18DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS3850G18DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS3850G30DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS3850G30DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS3850G33DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS3850G33DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS3850G50DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS3850G50DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS3850H01DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS3850H01DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS3850H12DRCR	VSON	DRC	10	3000	367.0	367.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3850H12DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS3850H18DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS3850H18DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS3850H30DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS3850H30DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS3850H33DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS3850H33DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS3850H50DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
TPS3850H50DRCT	VSON	DRC	10	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

DRC 10

VSON - 1 mm max height

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4226193/A



4218878/B 07/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218878/B 07/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).


5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司