





Support & training



**DRV8316** SLVSF16A - JANUARY 2021 - REVISED MAY 2021

# DRV8316 Three-Phase Integrated FET Motor Driver

# 1 Features

- Three-phase PWM motor driver - 3-Phase Brushless-DC motors
- 4.5-V to 35-V operating voltage
  - 40-V Absolute maximum voltage
- High output current capability - 8-A Peak current drive
- Low on-state resistance
  - 95-m $\Omega$  R<sub>DS(ON)</sub> (HS + LS) at T<sub>A</sub> = 25°C
- Low power sleep mode
- 1.5-µA at V<sub>VM</sub> = 24-V, T<sub>A</sub> = 25°C
- Multiple control interface options
  - 6x PWM control interface
  - 3x PWM control interface
- Supports 200-kHz PWM frequency
- Cycle by cycle current limit
- Built-in integrated current sense
  - No external resistor required
- SPI and Hardware device variants
- 5-MHz, 16-Bit SPI communication
- Supports 1.8-V, 3.3-V, and 5-V logic inputs
- Built-in 3.3-V, 30-mA LDO regulator
- Built-in 3.3-V/5-V, 200-mA buck regulator
- Delay compensation to reduce duty cycle distortion •
- Integrated protection features
  - VM undervoltage lockout (UVLO)
  - Charge pump undervoltage (CPUV)
  - Overcurrent protection (OCP)
  - Thermal warning and shutdown (OTW/OTSD)
  - Fault condition indication pin (nFAULT)

# 2 Applications

- **CPAP** machines
- Brushless-DC (BLDC) Motor Modules
- Printers
- Camera gimbals
- **HVAC** motors
- Office automation machines
- Factory automation and robotics
- Automotive LIDAR

# **3 Description**

The DRV8316 provides three half-H-bridge integrated MOSFET drivers for driving a three-phase Brushless-DC (BLDC) motor for 12-V/24-V DC rails or battery powered applications. These applications include field-oriented control (FOC), sinusoidal current control, and trapezoidal current control of BLDC motors. The device integrates three current-sense amplifiers (CSA) with built-in current sense for sensing the three phase currents of BLDC motors.

Each output driver channel consists of N-channel power MOSFETs configured in a half-bridge configuration. Various PWM control modes are supported for simple interfacing to control circuits that can be powered by the 30-mA, 3.3-V internal regulator (AVDD). The DRV8316R/T also supports a buck regulator which in conjunction can support 200mA with programmable regulated supply. The device supports 200-kHz maximum PWM frequency.

Internal protection functions are provided for undervoltage lockout (UVLO), Overvoltage protection pump undervoltage (CPUV), (OVP), charge overcurrent protection (OCP), over-temperature warning (OTW) and over-temperature shutdown (OTSD). Fault conditions are indicated by the nFAULT pin.

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
DRV8316R	VQFN (40)	7.00 mm x 5.00 mm		
DRV8316T (2)	VQFN (40)	7.00 mm x 5.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) Device available for preview only.



### **Simplified Schematic**

**ADVANCE INFORMATION** 





# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	2
5 Device Comparison Table	3
6 Pin Configuration and Functions	4
Pin Functions	6
7 Specifications	8
7.1 Absolute Maximum Ratings	8
7.2 ESD Ratings	8
7.3 Recommended Operating Conditions	8
7.4 Thermal Information	9
7.5 Electrical Characteristics	9
7.6 SPI Timing Requirements	16
7.7 SPI Slave Mode Timings	17
8 Detailed Description	18
8.1 Overview	18
8.2 Functional Block Diagram	19
8.3 Feature Description.	21

8.4 Device Functional Modes	56
8.5 SPI Communication	<mark>57</mark>
8.6 Register Map	59
9 Application and Implementation	71
9.1 Application Information	71
9.2 Typical Applications	72
10 Power Supply Recommendations	76
10.1 Bulk Capacitance	<b>76</b>
11 Layout	77
11.1 Layout Guidelines	77
11.2 Layout Example	
11.3 Thermal Considerations	79
12 Device and Documentation Support	80
12.1 Support Resources	80
12.2 Trademarks	80
12.3 Electrostatic Discharge Caution	80
12.4 Glossary	80
13 Mechanical, Packaging, and Orderable	
Information	<mark>80</mark>

# **4 Revision History**

Cł	hanges from Revision * (January 2021) to Revision A (May 2021)	Page
•	Updated the charge pump fly cap value from 10 nF to 47 nF	21



# **5** Device Comparison Table

DEVICE	PACKAGES	INTERFACE	BUCK REGULATOR
DRV8316R	40-pin VQFN (7x5 mm)	SPI	Yes
DRV8316T <sup>(1)</sup>		Hardware	

(1) Device available for preview only.



# **6** Pin Configuration and Functions



Figure 6-1. DRV8316R 40-Pin VQFN With Exposed Thermal Pad Top View





Figure 6-2. DRV8316T 40-Pin VQFN With Exposed Thermal Pad Top View



## **Pin Functions**

PIN	40-pin I	40-pin Package			
NAME	DRV8316R	DRV8316T	ITPE	DESCRIPTION	
AGND	2, 26	2, 26	PWR	Device analog ground. Connect to system ground.	
AVDD	25	25	PWR	3.3 internal regulator output. Connect a X5R or X7R, $1-\mu$ F, 6.3-V ceramic capacitor between the AVDD1 and AGND pins. This regulator can source up to 30 mA externally.	
СР	8	8	PWR	Charge pump output. Connect a X5R or X7R, 1- $\mu$ F, 16-V ceramic capacitor between the CP and VM pins.	
СРН	7	7	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.	
CPL	6	6	PWR	Charge pump switching node. Connect a X5R or X7R, 47-nF, VM-rated ceramic capacitor between the CPH and CPL pins.	
DRVOFF	21	21	I	Disables all six MOSFETs.	
FB_BK	3	3	PWR	Feedback for buck regulator. Connect output of buck regulator to this pin.	
GAIN	_	36	I	Amplifier gain setting. The pin is a 4 level input pin set by an external resistor (Hardware devices).	
GND_BK	4	4	PWR	Buck regulator ground. Connect to system ground.	
INHA	27	27	I	High-side driver control input for OUTA. This pin controls the output of the high-side MOSFET.	
INHB	29	29	I	High-side driver control input for OUTB. This pin controls the output of the high-side MOSFET.	
INHC	31	31	I	High-side driver control input for OUTC. This pin controls the output of the high-side MOSFET.	
INLA	28	28	I	Low-side driver control input for OUTA. This pin controls the output of the low-side MOSFET.	
INLB	30	30	I	Low-side driver control input for OUTB. This pin controls the output of the low-side MOSFET.	
INLC	32	32	I	Low-side driver control input for OUTC. This pin controls the output of the low-side MOSFET.	
MODE	_	33	I	PWM input mode setting. This pin is a 2 level input pin set by an external resistor (Hardware devices).	
NC	1, 24	1		No Connect.	
nFAULT	22	22	0	Fault indication pin. Pulled logic-low with fault condition; open-drain output requires an external pullup.	
nSCS	36	_	I	Serial chip select. A logic low on this pin enables serial interface communication (SPI devices).	
nSLEEP	23	23	I	Driver nSLEEP. When this pin is logic low the device goes to a low-power sleep mode. An 20 to 40-µs low pulse can be used to reset fault conditions.	
OCP	_	35	I	OCP level setting. This pin is a 2 level input pin set by an external resistor (Hardware devices).	
OUTA	13, 14	13, 14	0	Half bridge output A	
OUTB	16, 17	16, 17	0	Half bridge output B	
OUTC	19, 20	19, 20	0	Half bridge output C	
PGND	12, 15, 18	12, 15, 18	PWR	Device power ground. Connect to system ground.	
SCLK	35	_	I	Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin.(SPI devices).	
SDI	34	_	I	Serial data input. Data is captured on the falling edge of the SCLK pin (SPI devices).	
SDO	33		0	Serial data output. Data is shifted out on the rising edge of the SCLK pin.	
SLEW	_	34	I	Slew rate control setting. This pin is a 4 level input pin set by an external resistor (Hardware devices).	
SOA	40	40	0	Current sense amplifier output.	



DRV8316 SLVSF16A – JANUARY 2021 – REVISED MAY 2021

PIN	40-pin F	Package	TYPE	DESCRIPTION	
NAME	DRV8316R	DRV8316T		DESCRIPTION	
SOB	39	39	0	Current sense amplifier output.	
SOC	38	38	0	Current sense amplifier output.	
SW_BK	5	5	PWR	Buck switch node. Connect this pin to an inductor or resistor.	
VREF/ILIM	37	37	PWR/I	Current sense amplifier power supply input and reference. Connect a X5R or X7R, 0.1- $\mu$ F, 6.3-V ceramic capacitor between the VREF and AGND pins.	
VM	9, 10, 11	9, 10, 11	PWR	Power supply. Connect to motor supply voltage; bypass to GND with two $0.1-\mu$ F capacitors (for each pin) plus one bulk capacitor rated for VM	
VSEL_BK		24	I	Buck output voltage setting. This pin is a 4 level input pin set by an external resistor (Hardware devices).	
Thermal pad			PWR	Must be connected to ground	

# 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Power supply pin voltage (VM)	-0.3	40	V
Power supply voltage ramp (VM)		4	V/µs
Voltage difference between ground pins (GND_BK, PGND, AGND)	-0.3	0.3	V
Charge pump voltage (CPH, CP)	-0.3	V <sub>M</sub> + 6	V
Charge pump negative switching pin voltage (CPL)	-0.3	V <sub>M</sub> + 0.3	V
Switching regulator pin voltage (FB_BK)	-0.3	5.75	V
Switching node pin voltage (SW_BK)	-0.3	V <sub>M</sub> + 0.3	V
Analog regulators pin voltage (AVDD)	-0.3	5.75	V
Logic pin input voltage (DRVOFF, INHx, INLx, nSCS, nSLEEP, SCLK, SDI)	-0.3	5.75	V
Logic pin output voltage (nFAULT, SDO)	-0.3	5.75	V
Output pin voltage (OUTA, OUTB, OUTC)	-1	V <sub>M</sub> + 1	V
Ambient temperature, T <sub>A</sub>	-40	125	°C
Junction temperature, T <sub>J</sub>	-40	150	°C
Storage tempertaure, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>VM</sub>	Power supply voltage	V <sub>VM</sub>	4.5	24	35	V
f <sub>PWM</sub>	Output PWM frequency	OUTA, OUTB, OUTC			200	kHz
I <sub>OUT</sub> <sup>(1)</sup>	Peak output winding current	OUTA, OUTB, OUTC			8	А
V <sub>IN</sub>	Logic input voltage	DRVOFF, INHx, INLx, nSCS, nSLEEP, SCLK, SDI	-0.1		5.5	V
V <sub>OD</sub>	Open drain pullup voltage	nFAULT, SDO	-0.1		5.5	V
V <sub>SDO</sub>	Push-pull voltage	SDO	2.2		5.5	V
I <sub>OD</sub>	Open drain output current	nFAULT, SDO			5	mA
V <sub>VREF</sub>	Voltage reference pin voltage	VREF	2.8		AVDD	V
T <sub>A</sub>	Operating ambient temperature		-40		125	°C
TJ	Operating Junction temperature		-40		150	°C

(1) Power dissipation and thermal limits must be observed



### 7.4 Thermal Information

		DRV8316T, DRV8316R	
	THERMAL METRIC <sup>(1)</sup>	VQFN (RGF)	UNIT
		40 Pins	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	25.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	15.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	7.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### **7.5 Electrical Characteristics**

 $T_J = -40^{\circ}$ C to +150°C,  $V_{VM} = 4.5$  to 35 V (unless otherwise noted). Typical limits apply for  $T_A = 25^{\circ}$ C,  $V_{VM} = 24$  V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	UPPLIES	1				
	) (Maleen mede eurrent	V <sub>VM</sub> > 6 V, nSLEEP = 0, T <sub>A</sub> = 25 °C		1.5	2.5	μA
IVMQ	VM sleep mode current	nSLEEP = 0		2.5	5	μA
		nSLEEP = 1, INHx = INLx = 0, SPI = 'OFF', BUCK_DIS = 1;		4	10	mA
I <sub>VMS</sub>	(Buck regulator disabled)	V <sub>VM</sub> > 6 V, nSLEEP = 1, INHx = INLx = 0, SPI = 'OFF', T <sub>A</sub> = 25 °C, BUCK_DIS = 1;		4	5	mA
I <sub>VMS</sub>	VM standby mode current	V <sub>VM</sub> > 6 V, nSLEEP = 1, INHx = INLx = 0, SPI = 'OFF', I <sub>BK</sub> = 0, T <sub>A</sub> = 25 °C, BUCK_DIS = 0;		5	6	mA
		nSLEEP = 1, INHx = INLx = 0, SPI = 'OFF', I <sub>BK</sub> = 0, BUCK_DIS = 0;		6	10	mA
	VM operating mode current (Buck regulator disabled)	V <sub>VM</sub> > 6 V, nSLEEP = 1, f <sub>PWM</sub> = 25 kHz, T <sub>A</sub> = 25 °C, BUCK_DIS = 1		10	13	mA
		V <sub>VM</sub> > 6 V, nSLEEP = 1, f <sub>PWM</sub> = 200 kHz, T <sub>A</sub> = 25 °C, BUCK_DIS = 1		18	21	mA
I'VM		nSLEEP =1, f <sub>PWM</sub> = 25 kHz, BUCK_DIS = 1		12	15	mA
		nSLEEP =1, f <sub>PWM</sub> = 200 kHz, BUCK_DIS = 1		17	27	mA
	VM operating mode current	V <sub>VM</sub> > 6 V, nSLEEP = 1, f <sub>PWM</sub> = 25 kHz, T <sub>A</sub> = 25 °C, BUCK_DIS = 0; BUCK_PS_DIS = 0		10.8	12	mA
IVM	(Buck regulator enabled)	V <sub>VM</sub> > 6 V, nSLEEP = 1, f <sub>PWM</sub> = 200 kHz, T <sub>A</sub> = 25 °C, BUCK_DIS = 0; BUCK_PS_DIS = 0		18.5	22	mA
V <sub>AVDD</sub>	Analog regulator voltage	$0 \text{ mA} \le I_{\text{AVDD}} \le 30 \text{ mA}; \text{BUCK}_{PS}\text{DIS} = 0$	3.135	3.3	3.465	V
I <sub>AVDD</sub>	External analog regulator load				30	mA
V <sub>VCP</sub>	Charge pump regulator voltage	VCP with respect to VM		4.7		V
f <sub>CP</sub>	Charge pump switching frequency			400		kHz
t <sub>WAKE</sub>	Wakeup time	V <sub>VM</sub> > V <sub>UVLO</sub> , nSLEEP = 1 to outputs ready and nFAULT released			1	ms
t <sub>SLEEP</sub>	Sleep Pulse time	nSLEEP = 0 period to enter sleep mode	120			μs
t <sub>RST</sub>	Reset Pulse time	nSLEEP = 0 period to reset faults	20		40	μs

Copyright © 2021 Texas Instruments Incorporated



т	$_{1} = -40^{\circ}$ C to $+150^{\circ}$ C	$V_{\rm WM} = 4.5$ to 35 V	unless otherwise	noted) Typica	l limits apply for T	$h = 25^{\circ}$ C. $V_{MA} = 24 V$
· · .	$j = -\frac{1}{4}0^{-1}0^{-$	$V_{\rm M} =010000$		, noteu). Typica	i minito apply ior i	$A = 200, V_{M} = 27V$

PARAMETER		TEST CONDITIONS MIN		TYP	MAX	UNIT
BUCK REGI	JLATOR					
		$V_{VM} > 6 V$ , 0 mA $\le I_{BK} \le 200$ mA, BUCK_SEL = 00b	3.1	3.3	3.5	V
	Buck regulator average voltage ( $L_{BK}$ = 47 µH, $C_{BK}$ = 22 µF)	V <sub>VM</sub> > 6 V, 0 mA ≤ I <sub>BK</sub> ≤ 200 mA, BUCK_SEL = 01b	4.6	5.0	5.4	V
V <sub>BK</sub>		$V_{VM} > 6 V$ , 0 mA $\leq I_{BK} \leq 200$ mA, BUCK_SEL = 10b	3.7	4.0	4.3	V
	(SPI Device)	V <sub>VM</sub> > 6.7 V, 0 mA ≤ I <sub>BK</sub> ≤ 200 mA, BUCK_SEL = 11b	5.2	5.7	6.2	V
		$\label{eq:VVM} \begin{array}{l} V_{VM} < 6.0 \ V \ (BUCK\_SEL = 00b, \ 01b, \\ 10b) \ or \ V_{VM} < 6.0 \ V \ (BUCK\_SEL = 11b), \\ 0 \ mA \leq I_{BK} \leq 200 \ mA \end{array}$		V <sub>BK</sub> – I <sub>BK</sub> *(R <sub>LBK</sub> + 2)		V
		$V_{VM} > 6 V$ , 0 mA $\le I_{BK} \le 50$ mA, BUCK_SEL = 00b	3.1	3.3	3.5	V
		$V_{VM} > 6 V$ , 0 mA $\leq I_{BK} \leq 50$ mA, BUCK_SEL = 01b	4.6	5.0	5.4	V
V <sub>BK</sub>	Buck regulator average voltage ( $L_{BK}$ = 22 µH, $C_{BK}$ = 22 µF) (SPI Device)	V <sub>VM</sub> > 6 V, 0 mA ≤ I <sub>BK</sub> ≤ 50 mA, BUCK_SEL = 10b	3.7	4.0	4.3	V
		$V_{VM}$ > 6.7 V, 0 mA $\leq I_{BK} \leq$ 50 mA, BUCK_SEL = 11b	5.2	5.7	6.2	V
		$V_{VM} \le 6.0 V (BUCK_SEL = 00b, 01b, 10b) \text{ or } V_{VM} \le 6.0 V (BUCK_SEL = 11b), 0 \text{ mA} \le I_{BK} \le 50 \text{ mA}$		V <sub>BK</sub> – I <sub>BK</sub> *(R <sub>LBK</sub> + 2)		V
	Buck regulator average voltage (R <sub>BK</sub> = 22 Ω, C <sub>BK</sub> = 22 μF) (SPI Device)	V <sub>VM</sub> > 6 V, 0 mA ≤ I <sub>BK</sub> ≤ 40 mA, BUCK_SEL = 00b	3.1	3.3	3.5	V
		V <sub>VM</sub> > 6 V, 0 mA ≤ I <sub>BK</sub> ≤ 40 mA, BUCK_SEL = 01b	4.6	5.0	5.4	V
V <sub>BK</sub>		$V_{VM} > 6 V$ , 0 mA $\le I_{BK} \le 40$ mA, BUCK_SEL = 10b	3.7	4.0	4.3	V
		$V_{VM} > 6.7 V$ , 0 mA $\leq I_{BK} \leq 40$ mA, BUCK_SEL = 11b	5.2	5.7	6.2	V
		$\label{eq:VVM} \begin{array}{l} V_{VM} < 6.0 \ V \ (BUCK\_SEL = 00b, \ 01b, \\ 10b) \ or \ V_{VM} < 6.0 \ V \ (BUCK\_SEL = 11b), \\ 0 \ mA \leq I_{BK} \leq 40 \ mA \end{array}$		V <sub>BK</sub> – I <sub>BK</sub> *(R <sub>BK</sub> +2 )		V
		V <sub>VM</sub> > 6 V, 0 mA ≤ I <sub>BK</sub> ≤ 200 mA, VSEL_BK pin tied to AGND	3.1	3.3	3.5	V
		V <sub>VM</sub> > 6 V, 0 mA ≤ I <sub>BK</sub> ≤ 200 mA, VSEL_BK pin to Hi-Z	4.6	5.0	5.4	
V <sub>BK</sub>	Buck regulator average voltage ( $L_{BK}$ = 47 µH, $C_{BK}$ = 22 µF) (HW Device)	$V_{VM}$ > 6 V, 0 mA ≤ $I_{BK}$ ≤ 200 mA, VSEL_BK pin to 47 k $\Omega$ +/- 5% tied to AVDD	3.7	4.0	4.3	
		$V_{VM}$ > 6.7 V, 0 mA ≤ $I_{BK}$ ≤ 200 mA, VSEL_BK pin to AGND	5.2	5.7	6.2	
		V <sub>VM</sub> < 6.0 V, 0 mA ≤ I <sub>BK</sub> ≤ 200 mA		V <sub>BK</sub> – I <sub>BK</sub> *(R <sub>LBK</sub> + 2)		v



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{VM}$ > 6 V, 0 mA ≤ $I_{BK}$ ≤ 50 mA, VSEL_BK pin tied to AGND	3.1	3.3	3.5	V
		$V_{VM} > 6 V$ , 0 mA $\le I_{BK} \le 50$ mA, VSEL_BK pin to Hi-Z	4.6	5.0	5.4	V
V <sub>BK</sub>	Buck regulator average voltage ( $L_{BK}$ = 22 µH, $C_{BK}$ = 22 µF) (HW Device)	$V_{VM}$ > 6 V, 0 mA $\leq$ $I_{BK}$ $\leq$ 50 mA, VSEL_BK pin to 47 k $\Omega$ +/- 5% tied to AVDD	3.7	4.0	4.3	V
		$V_{VM}$ > 6.7 V, 0 mA ≤ $I_{BK}$ ≤ 50 mA, VSEL_BK pin to AGND	5.2	5.7	6.2	V
		V <sub>VM</sub> < 6.0 V, 0 mA ≤ I <sub>BK</sub> ≤ 50 mA		V <sub>BK</sub> – I <sub>BK</sub> *(R <sub>LBK</sub> + 2)		V
		V <sub>VM</sub> > 6 V, 0 mA ≤ I <sub>BK</sub> ≤ 40 mA, VSEL_BK pin tied to AGND	3.1	3.3	3.5	V
		$V_{VM} > 6 V$ , 0 mA $\leq I_{BK} \leq 40$ mA, VSEL_BK pin to Hi-Z	4.6	5.0	5.4	V
V <sub>BK</sub>	Buck regulator average voltage (R <sub>BK</sub> = 22 Ω, C <sub>BK</sub> = 22 μF) (HW Device)	$V_{VM}$ > 6 V, 0 mA ≤ $I_{BK}$ ≤ 40 mA, VSEL_BK pin to 47 k $\Omega$ +/- 5% tied to AVDD	3.7	4.0	4.3	V
		$V_{VM}$ > 6.7 V, 0 mA ≤ $I_{BK}$ ≤ 40 mA, VSEL_BK pin to AGND	5.2	5.7	6.2	V
		$V_{VM}$ < 6.0 V, 0 mA ≤ $I_{BK}$ ≤ 40 mA		V <sub>BK</sub> – I <sub>BK</sub> *(R <sub>BK</sub> +2 )		V
	Buck regulator ripple voltage	$V_{VM}$ > 6 V, 0 mA ≤ $I_{BK}$ ≤ 200 mA, Buck regulator with inductor, $L_{BK}$ = 47 uH, $C_{BK}$ = 22 µF	-100		100	mV
V <sub>BK_RIP</sub>		$V_{VM} > 6 V$ , 0 mA $\le I_{BK} \le 50$ mA, Buck regulator with inductor, $L_{BK} = 22$ µF	-100		100	mV
		$V_{VM} > 6 V$ , 0 mA $\le I_{BK} \le 50$ mA, Buck regulator with resistor; $R_{BK} = 22 \Omega$ , $C_{BK} = 22 \mu F$	-100		100	mV
		L <sub>BK</sub> = 47 uH, C <sub>BK</sub> = 22 μF, BUCK_PS_DIS = 1b			200	mA
		L <sub>BK</sub> = 47 uH, C <sub>BK</sub> = 22 μF, BUCK_PS_DIS = 0b			200 – I <sub>AVDD</sub>	mA
lav	External buck regulator load	L <sub>BK</sub> = 22 uH, C <sub>BK</sub> = 22 µF, BUCK_PS_DIS = 1b			50	mA
чвк		L <sub>BK</sub> = 22 uH, C <sub>BK</sub> = 22 μF, BUCK_PS_DIS = 0b			50 – I <sub>AVDD</sub>	mA
		R <sub>BK</sub> = 22 Ω, C <sub>BK</sub> = 22 μF, BUCK_PS_DIS = 1b			40	mA
		$\begin{array}{l} R_{BK} = 22 \ \Omega, \ C_{BK} = 22 \ \muF, \\ BUCK\_PS\_DIS = 0b \end{array}$			40 – I <sub>AVDD</sub>	mA
	Buck slew rate (SPI Dovico)	BUCK_SR = 0b		1000		V/us
BUCK_SR		BUCK_SR = 1b		200		V/us
	Buck slew rate (HW Device)			1000		V/us
fow pr	Buck regulator switching frequency	Regulation Mode	TBD		535	kHz
.2MTRK		Linear Mode	0		535	kHz

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Vex rising BLICK SEL = 00b	27	28	2.9	V
		$V_{\text{BK}}$ falling BUCK SEL = 00b	2.7	2.0	2.0	V
		$V_{\text{BK}}$ rising BLICK SEL = 01b	4.3	4.4	4 5	V
	Duele no mulator un democito no la elecut	$V_{BK}$ falling BLICK SEL = 01b	4.0	4.7	4.3	V
V <sub>BK_UV</sub>	(SPI Device)	$V_{BK}$ rising BLICK SEL = 10b	27	2.8	2.0	V
		$V_{BK}$ falling, BUCK_SEL = 10b	2.7	2.0	2.0	V
		$V_{\text{BK}}$ rising BLICK SEL = 11b	4.3	4.4	4 5	V
		$V_{BK}$ fielding, BUCK_SEL = 11b	4.0	4.2	4.0	V
		V <sub>BK</sub> raining, BOOK_GEE = 115	27	2.8	20	V
		V <sub>BK</sub> fishing, VSEL_BK pin tied to AGND	2.7	2.0	2.5	V
		V <sub>BK</sub> laining, VSEL_BK pin to 47 k0 ±/ 5%	2.5	2.0	2.1	V
		tied to AVDD	4.3	4.4	4.5	V
V <sub>BK_UV</sub>	Buck regulator undervoltage lockout (HW Device)	$V_{BK}$ falling, VSEL_BK pin to 47 k $\Omega$ +/- 5% tied to AVDD	4.1	4.2	4.3	V
		V <sub>BK</sub> rising, VSEL_BK pin to Hi-Z	2.7	2.8	2.9	V
		V <sub>BK</sub> falling, VSEL_BK pin to Hi-Z	2.5	2.6	2.7	V
		V <sub>BK</sub> rising, VSEL_BK pin tied to AVDD	4.3	4.4	4.5	V
		V <sub>BK</sub> falling, VSEL_BK pin tied to AVDD	4.1	4.2	4.3	V
V <sub>BK_UV_HYS</sub>	Buck regulator undervoltage lockout hysteresis	Rising to falling threshold		200		mV
	Buck regulator Current limit threshold (SPI Device)	BUCK_CL = 0b		600		mA
I <sub>BK_CL</sub>		BUCK CL = 1b		150		mA
I <sub>BK_CL</sub>	Buck regulator Current limit threshold (HW Device)	_		600		mA
I <sub>BK_OCP</sub>	Buck regulator Overcurrent protection		2	3	4	A
tek RETRY	Overcurrent protection retry time			1		ms
LOGIC-LE	/ EL INPUTS (DRVOFF, INHx, INLx, nSLE	EP, SCLK, SDI)				
VII	Input logic low voltage		0		0.6	V
		Other Pins	1.5		5.5	V
VIH	Input logic high voltage	nSLEEP	1.6		5.5	V
		Other Plns	180	300	420	mV
V <sub>HYS</sub>	Input logic hysteresis	nSLEEP	95	250	420	mV
lu .	Input logic low current	V <sub>PIN</sub> (Pin Voltage) = 0 V	-1		1	uА
		$nSLEEP. V_{PIN}$ (Pin Voltage) = 5 V	15		30	uA
IIH	Input logic high current	Other pins, $V_{\text{PIN}}$ (Pin Voltage) = 5 V	30		75	uA
		nSI FFP	150	200	300	kO
R <sub>PD</sub>	Input pulldown resistance		70	100	130	kO
Cup			10	30	100	nF
	/FL_INPUTS (nSCS)			00		P
V.,			٥		0.6	V
V			15		5.5	v V
*IH Vuwo			180	300	420	m\/
vHYS L.		Vou (Pin Voltage) = 0.V	100	500	420	
чL 1		$V_{\text{PIN}}$ (Fin Voltage) = 5 V	1		10	
чн Р			-1	100	120	
C			00	100	130	к <u>1</u> 2
				30		рг



 $T_J = -40^{\circ}$ C to +150°C,  $V_{VM} = 4.5$  to 35 V (unless otherwise noted). Typical limits apply for  $T_A = 25^{\circ}$ C,  $V_{VM} = 24$  V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FOUR-LEV	EL INPUTS (GAIN, MODE, SLEW, VSEL	3K)				-
V	Input mode 1 voltage	Tied to AGND	0		0.2*AVD	V
*L1					D	v
V <sub>L2</sub>	Input mode 2 voltage	Hi-Z	0.27*AV DD	0.5*AVDD	0.545*AV DD	V
V <sub>L3</sub>	Input mode 3 voltage	47 kΩ +/- 5% tied to AVDD	0.606*AV DD	0.757*AVD D	0.909*AV DD	V
V <sub>L4</sub>	Input mode 4 voltage	Tied to AVDD	0.94*AV DD		AVDD	V
R <sub>PU</sub>	Input pullup resistance	To AVDD	70	100	130	kΩ
R <sub>PD</sub>	Input pulldown resistance	To AGND	70	100	130	kΩ
FOUR-LEV	EL INPUTS (OCP/SR)					
V <sub>L1</sub>	Input mode 1 voltage	Tied to AGND	0		0.09*AV DD	V
V <sub>L2</sub>	Input mode 2 voltage	22 k $\Omega$ ± 5% to AGND	0.12*AV DD	0.15*AVDD	0.2*AVD D	V
V <sub>L3</sub>	Input mode 3 voltage	Hi-Z	0.45*AV DD	0.5*AVDD	0.55*AV DD	V
V <sub>L4</sub>	Input mode 3 voltage	Tied to AVDD	0.94*AV DD		AVDD	V
R <sub>PU</sub>	Input pullup resistance	To AVDD		100		kΩ
R <sub>PD</sub>	Input pulldown resistance	To AGND		100		kΩ
OPEN-DRA	NN OUTPUTS (nFAULT)	-				
V <sub>OL</sub>	Output logic low voltage	I <sub>OD</sub> = 5 mA			0.4	V
I <sub>OH</sub>	Output logic high current	V <sub>OD</sub> = 5 V	-1		1	μA
C <sub>OD</sub>	Output capacitance				30	pF
PUSH-PUL	L OUTPUTS (SDO)					
V <sub>OL</sub>	Output logic low voltage	I <sub>OP</sub> = 5 mA	0		0.4	V
V <sub>OH</sub>	Output logic high voltage	I <sub>OP</sub> = 5 mA	2.2		5.5	V
I <sub>OL</sub>	Output logic low leakage current	V <sub>OP</sub> = 0 V	-1		1	μA
I <sub>он</sub>	Output logic high leakage current	V <sub>OP</sub> = 5 V	-1		1	μA
C <sub>OD</sub>	Output capacitance				30	pF
DRIVER O	UTPUTS					
		V <sub>VM</sub> > 6 V, I <sub>OUT</sub> = 1 A, T <sub>A</sub> = 25°C		100		mΩ
	Total MOSFET on resistance (High-side	V <sub>VM</sub> < 6 V, I <sub>OUT</sub> = 1 A, T <sub>A</sub> = 25°C		105		mΩ
RDS(ON)	+ Low-side)	V <sub>VM</sub> > 6 V, I <sub>OUT</sub> = 1 A, T <sub>J</sub> = 150 °C		130		mΩ
		V <sub>VM</sub> < 6 V, I <sub>OUT</sub> = 1 A, T <sub>J</sub> = 150 °C		130		mΩ
		V <sub>VM</sub> = 24 V, SLEW = 00b or SLEW pin tied to AGND		25		V/us
CD.	Phase pin slew rate switching low to high	$V_{VM}$ = 24 V, SLEW = 01b or SLEW pin to Hi-Z		50		V/us
SR	(1/151119 110111 20 % to 60 %)	$V_{VM}$ = 24 V, SLEW = 10b or SLEW pin to 47 k $\Omega$ +/- 5% to AVDD		125		V/us
		$V_{VM} = 24 V$ , SLEW = 11b or SLEW pin tied to AVDD		200		V/us



ij= 400			<u> 14 - 20 0</u>	, v <sub>VM</sub> – 2	- v	
	PARAMETER	TEST CONDITIONS	MIN	IYP	MAX	UNII
		$V_{VM}$ = 24 V, SLEW = 00b or SLEW pin tied to AGND		25		V/us
CD.	Phase pin slew rate switching high to low	V <sub>VM</sub> = 24 V, SLEW = 01b or SLEW pin to Hi-Z		50		V/us
		$V_{VM}$ = 24 V, SLEW = 10b or SLEW pin to 47 k $\Omega$ +/- 5% to AVDD		125		V/us
		V <sub>VM</sub> = 24 V, SLEW = 11b or SLEW pin tied to AVDD		200		V/us
	Leakage current on OUTx	V <sub>OUTx</sub> = V <sub>VM</sub> , nSLEEP = 1			5	mA
LEAK	Leakage current on OUTx	V <sub>OUTx</sub> = 0 V, nSLEEP = 1			1	μA
		V <sub>VM</sub> = 24 V, SR = 25 V/µs, HS driver ON to LS driver OFF		2500	3400	ns
	Output dead time (high to low / low to high)	V <sub>VM</sub> = 24 V, SR = 50 V/µs, HS driver ON to LS driver OFF	1200		1550	ns
<sup>t</sup> DEAD		V <sub>VM</sub> = 24 V, SR = 125 V/µs, HS driver ON to LS driver OFF	750		1000	ns
		V <sub>VM</sub> = 24 V, SR = 200 V/µs, HS driver ON to LS driver OFF		500	750	ns
		$V_{VM}$ = 24 V, INHx = 1 to OUTx transisition, SR = 25 V/µs		3000	3500	ns
+	Propagation delay (high-side / low-side	V <sub>VM</sub> = 24 V, INHx = 1 to OUTx transisition, SR = 50V/µs		1300	1700	ns
PD	ON/OFF)	$V_{VM}$ = 24 V, INHx = 1 to OUTx transisition, SR = 125 V/µs		950	1100	ns
		$V_{VM}$ = 24 V, INHx = 1 to OUTx transisition, SR = 200 V/µs		700	900	ns
t <sub>MIN_PULSE</sub>	Minimum output pulse width	SR = 200 V/µs	600			ns
CURRENT	SENSE AMPLIFIER	· · · · ·				
		CSA_GAIN = 00		0.15		V/A
		CSA_GAIN = 01		0.3		V/A
G <sub>CSA</sub>	Current sense gain (SPI Device)	CSA_GAIN = 10		0.6		V/A
		CSA GAIN = 11		1.2		V/A
		GAIN pin tied to AGND		0.15		V/A
		GAIN pin to Hi-Z		0.3		V/A
G <sub>CSA</sub>	Current sense gain (HW Device)	GAIN pin to 47 k $\Omega$ ± 5% to AVDD		0.6		V/A
		GAIN pin tied to AVDD		1.2		V/A
		$T_{A} = 25^{\circ}C  \text{Ipplage} < 4A$	-15		15	%
		$T_{A} = 25^{\circ}C_{1} = 25^{\circ}C_{1}$	3			%
G <sub>CSA_ERR</sub>	Current sense gain error	$r_A = 0$ of the second secon	_2 5		25	%
					5	%
		$T_{\rm A} = 25^{\circ} C$	3		3	%
I <sub>MATCH</sub>	between phases A, B and C	T <sub>A</sub> = 20 0	-5		5	%
FS <sub>POS</sub>	Full scale positive current measurement		8			А
FS <sub>NEG</sub>	Full scale negative current measurement				-8	A
V <sub>LINEAR</sub>	SOX output voltage linear range		0.25		V <sub>VREF</sub> – 0.25	V
		Phase current = 0 A, G <sub>CSA</sub> = 0.15 V/A	-50		50	mA
	Current conco officit low side surrent in	Phase current = 0 A, G <sub>CSA</sub> = 0.3 V/A	-50		50	mA
OFFSET		Phase current = 0 A, G <sub>CSA</sub> = 0.6 V/A	-50		50	mA
		Phase current = 0 A, G <sub>CSA</sub> = 1.2 V/A	-50		50	mA

# $T_J = -40^{\circ}$ C to +150°C, $V_{VM} = 4.5$ to 35 V (unless otherwise noted). Typical limits apply for $T_A = 25^{\circ}$ C, $V_{VM} = 24$ V

Copyright © 2021 Texas Instruments Incorporated



Т	₁ = –40°C to +150°C.	$V_{VM} = 4.5$ to 35 V	(unless otherwise noted).	Typical limits apply for T	$A = 25^{\circ}C.V_{VM} = 24V$
	,,		(		R,

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
		Step on SOX = 1.2 V, G <sub>CSA</sub> = 0.15 V/A			1	μs
		Step on SOX = 1.2 V, G <sub>CSA</sub> = 0.3 V/A			1	μs
ISET	Setting time to $\pm 1\%$ , so pr	Step on SOX = 1.2 V, G <sub>CSA</sub> = 0.6 V/A			1	μs
		Step on SOX = 1.2 V, G <sub>CSA</sub> = 1.2 V/A			1	μs
t <sub>SET</sub>	Settling time to ±1%, 30 pF	Step on SOX = 0.5 V from VREF/2, $G_{CSA} = 0.15$ V/A			TBD	μs
t <sub>SET</sub>	Settling time to ±1%, 30 pF	Step on SOX = 0.5 V from VREF/2, $G_{CSA}$ = 0.3 V/A			TBD	μs
t <sub>SET</sub>	Settling time to ±1%, 30 pF	Step on SOX = $0.5$ V from VREF/2, G <sub>CSA</sub> = $0.6$ V/A			TBD	μs
t <sub>SET</sub>	Settling time to ±1%, 30 pF	Step on SOX = $0.5$ V from VREF/2, G <sub>CSA</sub> = $1.2$ V/A			TBD	μs
t <sub>SET</sub>	Settling time to ±1%, 30 pF	Step on SOX = From VREF/4 to 0 or 3VREF/4 to VREF, G <sub>CSA</sub> = 0.15 V/A			TBD	μs
t <sub>SET</sub>	Settling time to ±1%, 30 pF	Step on SOX = From VREF/4 to 0 or 3VREF/4 to VREF, G <sub>CSA</sub> = 0.3 V/A			TBD	μs
t <sub>SET</sub>	Settling time to ±1%, 30 pF	Step on SOX = From VREF/4 to 0 or 3VREF/4 to VREF, G <sub>CSA</sub> = 0.6 V/A			TBD	μs
t <sub>SET</sub>	Settling time to ±1%, 30 pF	Step on SOX = From VREF/4 to 0 or 3VREF/4 to VREF, G <sub>CSA</sub> = 1.2 V/A			TBD	μs
V <sub>DRIFT</sub>	Drift offset	Phase current = 0 A	-80		80	µA/°C
I <sub>VREF</sub>	VREF input current	VREF = 3.0 V			50	μA
	Power Supply Rejection Ratio	AVDD to SOx, DC	60		75	dB
PSRR		AVDD to SOx, 10 kHz	44		55	dB
		AVDD to SOx, 500 kHz	10		20	dB
I <sub>LIMIT</sub>	Current limit corresponding to VLIM pin voltage range		0		5	А
PROTECTIO	ON CIRCUITS					
Vinne	Supply undervoltage lockout (LIVLO)	VM rising	4.3	4.4	4.5	V
▼UVLO		VM falling	4.1	4.2	4.3	V
V <sub>UVLO_HYS</sub>	Supply undervoltage lockout hysteresis	Rising to falling threshold	140	200	350	mV
t <sub>UVLO</sub>	Supply undervoltage deglitch time		3	5	7	μs
		Supply rising, OVP_EN = 1, OVP_SEL = 0	32.5	34	35	V
Vovo	Supply overvoltage protection (OVP)	Supply falling, OVP_EN = 1, OVP_SEL = 0	31.8	33	34.3	V
VOVP	(SPI Device)	Supply rising, OVP_EN = 1, OVP_SEL = 1	20	22	23	V
		Supply falling, OVP_EN = 1, OVP_SEL = 1	19	21	22	V
	Supply overvoltage protection (OVP)	Rising to falling threshold, OVP_SEL = 1	0.9	1	1.1	V
*00P_HYS	(SPI Device)	Rising to falling threshold, OVP_SEL = 0	0.7	0.8	0.9	V
t <sub>OVP</sub>	Supply overvoltage deglitch time			5		μs
VCRIV	Charge pump undervoltage lockout	Supply rising		2.5		V
		Supply falling		2.4		V
V <sub>CPUV_HYS</sub>	Charge pump UVLO hysteresis	Rising to falling threshold		100		mV
VAVDD UV	Analog regulator undervoltage lockout	Supply rising	2.7	2.85	3	V
		Supply falling	2.5	2.65	2.8	V
V <sub>AVDD</sub> _ UV_HYS	Analog regulator undervoltage lockout hysteresis	Rising to falling threshold		200		mV

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Overcurrent protection trip point (SPI	OCP_LVL = 0b	10	16	20	А
	Device)	OCP_LVL = 1b	15	24	28	А
IOCP	Overcurrent protection trip point (HW	OCP pin tied to AGND	10	16	21.5	А
	Device)	OCP pin tied to AVDD	15	24	31	А
		OCP_DEG = 00b		0.2		μs
	Overcurrent protection deglitch time (SPI Device)	OCP_DEG = 01b		0.6		μs
tocp		OCP_DEG = 10b		1.1		μs
JUCF		OCP_DEG = 11b		1.6		μs
	Overcurrent protection deglitch time (HW Device)			0.2		μs
+	Overcurrent protection retry time	OCP_RETRY = 0		5		ms
<b>I</b> RETRY	(SPI Device)	OCP_RETRY = 1		500		ms
t <sub>RETRY</sub>	Overcurrent protection retry time (HW Device)			5		ms
T <sub>OTW</sub>	Thermal warning temperature	Die temperature (T <sub>J</sub> )	135	145	160	°C
T <sub>OTW_HYS</sub>	Thermal warning hysteresis	Die temperature (T <sub>J</sub> )	10	15	20	°C
T <sub>TSD</sub>	Thermal shutdown temperature	Die temperature (T <sub>J</sub> )	150	160	175	°C
T <sub>TSD_HYS</sub>	Thermal shutdown hysteresis	Die temperature (T <sub>J</sub> )	10	15	20	°C

#### - - -~ ~ .

# 7.6 SPI Timing Requirements

		MIN	NOM	MAX	UNIT
t <sub>READY</sub>	SPI ready after power up			1	ms
t <sub>HI_nSCS</sub>	nSCS minimum high time	300			ns
t <sub>SU_nSCS</sub>	nSCS input setup time	25			ns
t <sub>HD_nSCS</sub>	nSCS input hold time	25			ns
t <sub>SCLK</sub>	SCLK minimum period	100			ns
t <sub>SCLKH</sub>	SCLK minimum high time	50			ns
t <sub>SCLKL</sub>	SCLK minimum low time	50			ns
t <sub>SU_SDI</sub>	SDI input data setup time	25			ns
t <sub>HD_SDI</sub>	SDI input data hold time	25			ns
t <sub>DLY_SDO</sub>	SDO output data delay time			25	ns
t <sub>EN_SDO</sub>	SDO enable delay time			50	ns
t <sub>DIS_SDO</sub>	SDO disable delay time			50	ns



# 7.7 SPI Slave Mode Timings







# 8 Detailed Description

# 8.1 Overview

The DRV8316 device is an integrated 100-m $\Omega$  (combined high-side and low-side MOSFET's on-state resistance) driver for 3-phase motor-drive applications. The device reduces system component count, cost, and complexity by integrating three half-bridge MOSFETs, gate drivers, charge pump, current sense amplifiers, linear regulator for the external load and buck regulator. A standard serial peripheral interface (SPI) provides a simple method for configuring the various device settings and reading fault diagnostic information through an external controller. Alternatively, a hardware interface (H/W) option allows for configuring the most commonly used settings through fixed external resistors.

The architecture uses an internal state machine to protect against short-circuit events, and protect against dv/dt parasitic turnon of the internal power MOSFET.

The DRV8316 device integrates three, bidirectional current-sense amplifiers for monitoring the current level through each of the half-bridges using a built-in current sense. The gain setting of the amplifier can be adjusted through the SPI or hardware interface.

In addition to the high level of device integration, the DRV8316 device provides a wide range of integrated protection features. These features include power-supply undervoltage lockout (UVLO), charge-pump undervoltage lockout (CPUV), overcurrent protection (OCP), AVDD undervoltage lockout (AVDD\_UV), buck regulator ULVO for DRV8316R/T and overtemperature shutdown (OTW and OTSD). Fault events are indicated by the nFAULT pin with detailed information available in the SPI registers on the SPI device version.

The DRV8316T and DRV8316R device are available in 0.5-mm pin pitch, VQFN surface-mount packages. The VQFN package size is 7 mm × 5 mm.



### 8.2 Functional Block Diagram



### Figure 8-1. DRV8316R Block Diagram





Figure 8-2. DRV8316T Block Diagram



# 8.3 Feature Description

Table 8-1 lists the recommended values of the external components for the driver.

COMPONENTS	PIN 1	PIN 2	RECOMMENDED			
C <sub>VM1</sub>	VM	PGND	X5R or X7R, 0.1-µF, VM-rated capacitor			
C <sub>VM2</sub>	VM	PGND	≥ 10-µF, VM-rated capacitor			
C <sub>CP</sub>	СР	VM	X5R or X7R, 16-V, 1-µF capacitor			
C <sub>FLY</sub>	СРН	CPL	X5R or X7R, 47-nF, VM-rated capacitor			
C <sub>AVDD</sub>	AVDD	AGND	X5R or X7R, 1-µF, 6.3-V capacitor			
С <sub>ВК</sub>	SW_BK	GND_BK	X5R or X7R, buck-output rated capacitor			
L <sub>BK</sub>	SW_BK	FB_BK	Output inductor			
R <sub>nFAULT</sub>	VCC	nFAULT	5.1-kΩ, Pullup resistor			
R <sub>MODE</sub>	MODE	AGND or AVDD	DRV8316 hardware interface			
R <sub>SLEW</sub>	SLEW	AGND or AVDD	DRV8316 hardware interface			
R <sub>OCP</sub>	OCP	AGND or AVDD	DRV8316 hardware interface			
R <sub>GAIN</sub>	GAIN	AGND or AVDD	DRV8316 hardware interface			
R <sub>VSEL_BK</sub>	VSEL_BK	AGND or AVDD	DRV8316 hardware interface			
C <sub>VREF</sub>	VREF/ILIM	AGND	X5R or X7R, 0.1-µF, VREF-rated capacitor (Optional)			

#### Table 8-1. DRV8316 External Components

Note

TI recommends to connect pull up on nFAULT even if it is not used to avoid undesirable entry into internal test mode.

#### 8.3.1 Output Stage

The DRV8316 device consists of an integrated  $100\text{-m}\Omega$  (combined high-side and low-side FET's on-state resistance) NMOS FETs connected in a three-phase bridge configuration. A doubler charge pump provides the proper gate-bias voltage to the high-side NMOS FET's across a wide operating-voltage range in addition to providing 100% duty-cycle support. An internal linear regulator provides the gate-bias voltage for the low-side MOSFETs. The device has three VM motor power-supply pins which are to be connected together to the motor-supply voltage.

#### 8.3.2 Control Modes

The DRV8316 family of devices provides four different control modes to support various commutation and control methods. Table 8-2 shows the various modes of the DRV8316 device.

MODE Type	DE Type MODE Pin (Hardware Variant) PWM_MODE Bits (SPI Variant)		MODE		
Mode 1	Connected to AGND	PWM_MODE =	6x Mode		
Mode 2	Hi-Z	PWM_MODE = 01b	6x Mode with Current Limit		
Mode 3	Connected to AVDD with R <sub>MODE</sub>	PWM_MODE = 10b	3x Mode		
Mode 4	Connected to AVDD	PWM_MODE = 11b	3x Mode with Current Limit		

#### Table 8-2. PWM Control Modes



#### Note

Texas Instruments does not recommend changing the MODE pin or PWM\_MODE register during operation of the power MOSFETs. Set all INHx and INLx pins to logic low before changing the MODE pin or PWM\_MODE register.

#### 8.3.2.1 6x PWM Mode (MODE = 00b or MODE Pin Tied to AGND)

In 6x PWM mode, each half-bridge supports three output states: low, high, or high-impedance (Hi-Z). The corresponding INHx and INLx signals control the output state as listed in Table 8-3.

Table 8-3. 6x PWM Mode Truth Table		
INLx	INHx	PHASEx
0	0	Hi-Z
0	1	Н
1	0	L
1	1	Hi-Z

Figure 8-3 shows the application diagram of DRV8316 configured in 6x PWM mode.



Figure 8-3. 6x PWM Mode



#### 8.3.2.2 3x PWM Mode (MODE = 10b or MODE Pin is Connected to AGND with $R_{MODE}$ )

In 3x PWM mode, the INHx pin controls each half-bridge and supports two output states: low or high. The INLx pin is used to put the half bridge in the Hi-Z state. If the Hi-Z state is not required, tie all INLx pins to logic high. The corresponding INHx and INLx signals control the output state as listed in Table 8-4.

Table 8-4. 3x PWM Mode Truth Table			
INLx	INHx	PHASEx	
0	Х	Hi-Z	
1	0	L	
1	1	Н	

Figure 8-4 shows the application diagram of DRV8316 configured in 3x PWM mode.







#### 8.3.2.3 Current Limit Mode (MODE = 01b / 11b or MODE Pin is Hi-Z or Connected to AVDD)

Figure 8-5 shows the application diagram of DRV8316 configured in current limit mode. A current limit comparator is used for the current limiting which input is generated with the three current sense amplifier's outputs.



Figure 8-5. Current Limit Mode



#### 8.3.3 Device Interface Modes

The DRV8316 family of devices supports two different interface modes (SPI and hardware) to let the end application design for either flexibility or simplicity. The two interface modes share the same four pins, allowing the different versions to be pin-to-pin compatible. This compatibility lets application designers evaluate with one interface version and potentially switch to another with minimal modifications to their design.

#### 8.3.3.1 Serial Peripheral Interface (SPI)

The SPI devices support a serial communication bus that lets an external controller send and receive data with the DRV8316. This support lets the external controller configure device settings and read detailed fault information. The interface is a four wire interface using the SCLK, SDI, SDO, and nSCS pins which are described as follows:

- The SCLK pin is an input that accepts a clock signal to determine when data is captured and propagated on the SDI and SDO pins.
- The SDI pin is the data input.
- The SDO pin is the data output. The SDO pin uses an open-drain structure and requires an external pullup resistor.
- The nSCS pin is the chip select input. A logic low signal on this pin enables SPI communication with the DRV8316.

For more information on the SPI, see the Section 8.5 section.

#### 8.3.3.2 Hardware Interface

Hardware interface devices convert the four SPI pins into four resistor-configurable inputs which are GAIN, SLEW, MODE, and OCP.

This conversion lets the application designer configure the most common device settings by tying the pin logic high or logic low, or with a simple pullup or pulldown resistor. This removes the requirement for an SPI bus from the external controller. General fault information can still be obtained through the nFAULT pin.

- The GAIN pin configures the gain of the current sense amplifier.
- The SLEW pin configures the slew rate of the output voltage.
- The MODE pin configures the PWM control mode.
- The OCP/SR pin is used to configures the OCP level and active demagnetization modes.

For more information on the hardware interface, see the Section 8.3.10 section.







Figure 8-7. DRV8316T Hardware Interface



#### 8.3.4 AVDD Linear Voltage Regulator

A 3.3-V, linear regulator is integrated into the DRV8316 family of devices and is available for use by external circuitry. The AVDD regulator is used for powering up the internal digital circuitry of the DRV8316 device. Additionally, this regulator can also provide the supply voltage for a low-power MCU or other circuitry supporting low current (up to 30mA). The output of the AVDD regulator should be bypassed near the AVDD pin with an X5R or X7R, 1-µF, 6.3-V ceramic capacitor routed directly back to the adjacent AGND ground pin.

The AVDD nominal, no-load output voltage is 3.3V.



#### Figure 8-8. AVDD Linear Regulator Block Diagram

Use Equation 1 to calculate the power dissipated in the device by the AVDD linear regulator.

$$P = (V_{VM} - V_{AVDD}) \times I_{AVDD} \tag{1}$$

For example, at a  $V_{VM}$  of 24 V, drawing 20 mA out of AVDD results in a power dissipation as shown in Equation 2.

$$P = (24 V - 3.3 V) \times 20 mA = 414 mW$$
(2)



#### 8.3.5 Step-Down Buck Regulator )

The DRV8316R and DRV8316T have an integrated buck regulator in conjunction with analog linear regulator to supply regulated 3.3/5V power for an external controller or system voltage rail. Additionally, the buck output can also be configured to 4/5.7V to support extra headroom for an external LDO generating a 3.3/5V supply. The output voltage of the buck is set by the VSEL\_BK pin in the DRV8316T device (hardware variant) and BUCK\_SEL bits in the DRV8316R device (SPI variant).

The buck regulator has a very-low quiescent current during light loads to prolong battery life. The device improves performance during line and load transients by implementing a pulse-frequency current-mode control scheme which requires less output capacitance and simplifies frequency compensation design.

To disable the buck regulator, set the BUCK\_DIS bit in the DRV8316R (SPI variant). The buck regulator cannot be disabled in the DRV8316T (hardware variant).

Note

If the buck regulator is unused, the buck pins SW\_BK, GND\_BK, and FB\_BK cannot be left floating or connected to ground. The buck regulator components  $L_{BK}/R_{BK}$  and  $C_{BK}$  must be connected in hardware.

#### 8.3.5.1 Buck Inductor Mode

The buck regulator in DRV8316 device is primarily designed to support low inductance of  $47\mu$ H and  $22\mu$ H inductors. The  $47\mu$ H inductor allows the buck regulator to operate up to 200 mA load current support, whereas the  $22\mu$ H inductor limits the load current to 50 mA.

Figure 8-9 shows the connection of buck regulator in inductor mode.



Figure 8-9. Buck (Inductor Mode)

#### 8.3.5.2 Buck Resistor mode

If the external load requirement is less than 40 mA, the inductor can be replaced with a resistor. In resistor mode, power is dissipated from the external resistor and the efficiency is lower than inductor mode.

Figure 8-10 shows the connection of buck regulator in resistor mode.









#### 8.3.5.3 Buck Regulator with External LDO

The buck regulator in the DRV8316 device also supports the voltage requirement to feed to an external LDO to generate the standard 3.3V/5V output rail. The buck output voltage is configured to 4V or 5.7V to provide an extra headroom to support the external LDO for generating a 3.3V or 5V rail as shown in Figure 8-11. This allows a lower-voltage LDO design to save cost and better thermal management due to low drop-out voltage.



Figure 8-11. Buck Regulator with External LDO



#### 8.3.5.4 LDO Power Sequencing on Buck Regulator

The LDO of DRV8316R and DRV8316T devices has an option of accepting the power supply from buck regulator to reduce power dissipation. The power sequencing mode in the DRV8316R and DRV8316T device allows on-the-fly changeover of the LDO power supply from the DC mains (VM) to buck output (VBK) as shown in Figure 8-12. This sequencing automatically happens in the hardware device when the buck voltage is set to either 5V or 5.7V. For disabling the power sequencing in the SPI device, set the BUCK\_PS\_DIS bit to 1.



Figure 8-12. LDO Power Sequencing on Buck Regulator



#### 8.3.5.5 Buck Operation and Control

The buck regulator in DRV8316R and DRV8316T implements a pulse frequency modulation (PFM) architecture with peak current mode control. The output voltage of the buck regulator is compared with the reference voltage ( $V_{BK\_REF}$ ) which is internally generated depending on the buck-output voltage setting (VSEL\_BK pin or BUCK\_SEL bits) which constitutes an outer voltage control loop. Now, depending on the comparator output going high ( $V_{BK} < V_{BK\_REF}$ ) or low ( $V_{BK} > V_{BK\_REF}$ ), the high-side power FET of the buck turns on and off respectively. An independent current control loop monitors the current in the high-side power FET ( $I_{BK}$ ) and turns off the high-side FET when the current becomes higher than the buck current limit ( $I_{BK\_CL}$ ). This implements a current limit control for the buck regulator. Figure 8-13 shows the architecture of the buck and various control/ protection loops to avoid unwanted scenarios.



Figure 8-13. Buck Operation and Control Loops



#### 8.3.5.6 Buck Undervoltage Protection

If at any time the input supply voltage on the FB\_BK pin falls lower than the  $V_{BK_UVLO}$  threshold, all of the both high-side and low-side MOSFETs of the buck regulator are disabled and the nFAULT pin is driven low. The FAULT, BK\_FLT and BUCK\_UV bits are also latched high in the registers on SPI devices. Normal operation starts again (buck operation and the nFAULT pin is released) when the VBK undervoltage condition clears. The BUCK\_UV bit stays set until cleared through the CLR\_FLT bit or an nSLEEP pin reset pulse (t<sub>RST</sub>).

#### 8.3.5.7 Buck Overcurrent Protection

The overcurrent event is sensed by monitoring the current flowing through high-side MOSFET of the buck regulator. If the current across high-side MOSFET exceeds the  $I_{BK\_OCP}$  threshold for longer than the  $t_{OCP\_DEG}$  deglitch time, a buck OCP event is recognized and nFAULT pin is driven low. The FAULT, BK\_FLT and BK\_OCP bits are latched high in the SPI registers. Normal operation starts again automatically (buck operation and the nFAULT pin is released) after the  $t_{RETRY}$  time elapses. The FAULT, BK\_FLT and BK\_OCP bits stay latched until the  $t_{RETRY}$  period expires.

On hardware interface devices, the  $I_{BK_OCP}$  threshold is set to 600-mA, whereas on SPI devices, the  $I_{BK_OCP}$  threshold is set through the BUCK\_CL bit to either to 600-mA or 150-mA.



#### 8.3.6 Charge Pump

Because the output stages use N-channel FETs, the device requires a gate-drive voltage higher than the VM power supply to enhance the high-side FETs fully. The DRV8316 integrates a charge-pump circuit that generates a voltage above the VM supply for this purpose.

The charge pump requires two external capacitors for operation. See the block diagram, pin descriptions and see section (Section 8.3) for details on these capacitors (value, connection, and so forth).

The charge pump shuts down when nSLEEP is low.



Figure 8-14. DRV8316 Charge Pump



#### 8.3.7 Slew Rate Control

An adjustable gate-drive current control to the MOSFETs of half-bridges is implemented to achieve the slew rate control. The MOSFET VDS slew rates are a critical factor for optimizing radiated emissions, energy and duration of diode recovery spikes, and switching voltage transients related to parasitics. These slew rates are predominantly determined by the rate of gate charge to internal MOSFETs as shown in Figure 8-15.





The slew rate of each half-bridge can be adjusted by the SLEW pin in hardware device variant or by using the SLEW bits in SPI device variant. Each half-bridge can be selected to either of a slew rate setting of 25-V/ $\mu$ s, 50-V/ $\mu$ s, 125-V/ $\mu$ s or 200-V/ $\mu$ s. The slew rate is calculated by the rise time and fall time of the voltage on OUTx pin as shown in Figure 8-16.



Figure 8-16. Slew Rate Timings



#### 8.3.8 Cross Conduction (Dead Time)

The device is fully protected for any cross conduction of MOSFETs. In half-bridge configuration, the operation of high-side and low-side MOSFETs are ensured to avoid any shoot-through currents by inserting a dead time ( $t_{dead}$ ). This is implemented by sensing the gate-source voltage (VGS) of the high-side and low-side MOSFETs and ensuring that VGS of high-side MOSFET has reached below turn-off levels before switching on the low-side MOSFET of same half-bridge as shown in Figure 8-17 and Figure 8-18.



Figure 8-17. Cross Conduction Protection



Figure 8-18. Dead Time



#### 8.3.9 Propagation Delay

The propagation delay time  $(t_{pd})$  is measured as the time between an input logic edge to change in gate driver voltage. This time has three parts consisting of the digital input deglitcher delay, analog driver, and comparator delay.

The input deglitcher prevents high-frequency noise on the input pins from affecting the output state of the gate drivers. To support multiple control modes, a small digital delay is added as the input command propagates through the device.



Figure 8-19. Propagation Delay Timing

# 8.3.9.1 Driver Delay Compensation

DRV8316 monitors the prorogation delay internally and adds a variable delay on top of it to provide fixed delay as shown in Figure 8-20 and Figure 8-21. Delay compensation feature reduces uncertainty caused in timing of current measurement and also reduces duty cycle distortion caused due to propagation delay.

The fixed delay is summation of propagation delay  $(t_{PD})$  caused to internal driver delay and variable delay  $(t_{VAR})$  added to compensate for uncertainty. The fixed delay can be configured through DLY\_TARGET register. Refer Table 8-5 for recommendation on configuration for DLY\_TARGET for different slew rate settings.

Delay compensation is only available in SPI variant DRV8316R and can be enabled by configuring DLYCMP\_EN and DLY\_TARGET. It is disabled in hardware variant DRV8316T




Table 8-5. Delay Target Recommendation				
SLEW RATE	DLY_TARGET			
200 V/µs	DLY_TARGET = 0x5 (1.2 µs)			
125 V/µs	DLY_TARGET = 0x8 (1.8 μs)			
50 V/µs	DLY_TARGET = 0xB (2.4 µs)			
25 V/µs	DLY_TARGET = 0xF (3.2 µs)			

# Table 8-5. Delay Target Recommendation



### 8.3.10 Pin Diagrams

This section presents the I/O structure of all digital input and output pins.

#### 8.3.10.1 Logic Level Input Pin (Internal Pulldown)

Figure 8-22 shows the input structure for the logic level pins, DRVOFF, INHx, INLx, nSLEEP, SCLK and SDI. The input can be with a voltage or external resistor. It is recommended to put these pins low in device sleep mode to reduce leakage current through internal pull-down resistors.



Figure 8-22. Logic-Level Input Pin Structure

### 8.3.10.2 Logic Level Input Pin (Internal Pullup)

Figure 8-23 shows the input structure for the logic level pin, nSCS. The input can be driven with a voltage or external resistor.



Figure 8-23. Logic nSCC

### 8.3.10.3 Open Drain Pin

Figure 8-24 shows the structure of the open-drain output pin, nFAULT. The open-drain output requires an external pullup resistor to function properly.



Figure 8-24. Open Drain

### 8.3.10.4 Push Pull Pin

Figure 8-25 shows the structure of push-pull pin, SDO.



Figure 8-25. Push Pull

### 8.3.10.5 Four Level Input Pin

Figure 8-26 shows the structure of the four level input pins, GAIN, MODE, SLEW, OCP/SR and VSEL\_BK on hardware interface devices. The input can be set with an external resistor.



Figure 8-26. Four Level Input Pin Structure



### 8.3.11 Current Sense Amplifiers

The DRV8316 integrates three, high-performance low-side current sense amplifiers for current measurements using built-in current sensing. Low-side current measurements are commonly used to implement overcurrent protection, external torque control, or brushless-DC commutation with an external controller. All three amplifiers can be used to sense the current in each of the half-bridge legs (low-side FETs). The current sense amplifiers include features such as programmable gain and external reference is provided on a voltage reference pin (VREF).

### 8.3.11.1 Current Sense Amplifier Operation

The SOx pin on the DRV8316 outputs an analog voltage proportional to current flowing in the low side FETs multiplied by the gain setting ( $G_{CSA}$ ). The gain setting is adjustable between four different levels which can be set by the GAIN pin (in hardware device variant) or the GAIN bits (in SPI device variant).

Figure 8-27 shows the internal architecture of the current sense amplifiers. The current sense is implemented with the sense FET on each low-side FET of the DRV8316 device. This current information is fed to the interal I/V converter, which generates the CSA output voltage on the SOX pin based on the voltage on VREF pin and the Gain setting. The CSA output voltage can be calculated as :



Figure 8-27. Integrated Current Sense Amplifier



Figure 8-28 and Figure 8-29 show the detail of the amplifier operational range. In bi-directional operation, the amplifier output for 0-V input is set at VREF / 2. Any change in the differential input results in a corresponding change in the output times the CSA\_GAIN factor. The amplifier has a defined linear region in which it can maintain operation.



Figure 8-28. Bidirectional Current Sense Output



Figure 8-29. Bidirectional Current Sense Regions



#### 8.3.12 Active Demagnetization

DRV8316 family of devices has smart rectification features (actice demagnetization) which reduces power losses in device by reducing diode conduction losses. When this feature is enabled device automatically turns ON FET whenever it detects diode conduction. This feature can be configured with the OCP/SR pins in hardware variants. In SPI device variants this can be configured through EN\_ASR and EN\_AAR bits. The smart rectification is classified into two categories of automatic synchronous rectification (ASR) mode and automatic asynchronous rectification (AAR) mode which are described in sections below.

**Note** In SPI device variants both bits, EN\_ASR and EN\_AAR needs to set to 1 to enable active demagnetization.

The DRV8316 device includes a high-side (AD\_HS) and low-side (AD\_LS) comparator which detects the negative flow of current in the device on each half-bridge. The AD\_HS comparator compares the sense-FET output with the supply voltage (VM) threshold, whereas the AD\_LS compatator compares with the ground (0-V) threshold. Depending upon the flow of current from OUTx to VM or PGND to OUTx, the AD\_HS or the AD\_LS comparator trips. This comparator provides a reference point for the operation of active demagnetization feature.



### Figure 8-30. Active Demagnetization Operation

Table 8-6 shows the configuration of ASR and AAR mode in the DRV8316 device.

Table 8-6.	PWM	MODE	Configuration
	-		

U					
MODE Type	OCP/SR Pin (Hardware Variant)	SR Bits (SPI Variant)	OCP Setting	ASR and AAR Mode	
Mode 1	Connected to AGND	EN_ASR = 0, EN_AAR = 0	16 A	ASR and AAR Disabled	
Mode 2	Connected to AGND with R <sub>MODE1</sub>	EN_ASR = 0, EN_AAR = 0	24 A	ASR and AAR Disabled	
Mode 3	Hi-Z	EN_ASR = 1, EN_AAR = 1	16 A	ASR and AAR Enabled	
Mode 4	Connected to AVDD	EN_ASR = 1, EN_AAR = 1	24 A	ASR and AAR Enabled	



#### 8.3.12.1 Automatic Synchronous Rectification Mode (ASR Mode)

The automatic synchronous rectification (ASR) mode is divided into two categories of ASR during commutation and ASR during PWM mode.

#### 8.3.12.1.1 Automatic Synchronous Rectification in Commutation

Figure 8-31 shows the operation of active demagnetization during the BLDC motor commutation. As shown in Figure 8-31 (a), the current is flowing from HA to LC in one commutation state. During the commutation changeover as shown in Figure 8-31 (b), the HC switch is turned on, whereas the commutation current (due to motor inductance) in OUTA flows through the body diode of LA. This incorporates a higher diode loss depending on the commutation current. This commutation loss is reduced by turning on the LA for the commutation time as shown in Figure 8-31 (c).

Similarly the operation of high-side FET is realized in Figure 8-31 (d), (e) and (f).





Figure 8-32 (a) shows the BLDC motor phase current waveforms for automatic synchronous rectification mode in BLDC motor operating with trapezoidal commutation. This figure shows the operation of various switches in a single commutation cycle.

Figure 8-32 (b) shows the zoomed waveform of commutation cycle with details on the ASR mode start with margin time (t<sub>margin</sub>) and ASR mode early stop due to active demag. comparator threshold and delays.



(b) Zoomed waveform of Active Demagnetization

Figure 8-32. Current Waveforms for ASR in BLDC Motor Commutation



#### 8.3.12.1.2 Automatic Synchronous Rectification in PWM Mode

Figure 8-33 shows the operation of ASR in PWM mode. As shown in this figure, a PWM is applied only on the high-side FET, whereas the low-side FET is always off. During the PWM off time, current decays from the low-side FET which results in higher power losses. Therefore, this mode supports turning on the low-side FET during the low-side diode conduction.



Figure 8-33. ASR in PWM Mode



#### 8.3.12.2 Automatic Asynchronous Rectification Mode (AAR Mode)

Figure 8-34 shows the operation of AAR in PWM mode. As shown in this figure, a PWM is applied in a synchronous rectification to the high-side and low-side FETs. During the low-side FET conduction, for lower inductance motors, the current can decay to zero and becomes negative since low side FET is in on-state. This creates a negative torque on the BLDC motor operation. When AAR mode is enabled, the current during the decay is monitored and the low-side FET is turned off as soon as the current reaches near to zero. This saves the negative current building in the BLDC motor which results in better noise performance and better thermal management.



Figure 8-34. AAR in PWM Mode



### 8.3.13 Cycle-by-Cycle Current Limit

The current-limit circuit activates if the current flowing through the low-side MOSFET exceeds the  $I_{LIMIT}$  current. This feature restricts motor current to less than the  $I_{LIMIT}$ .

The current-limit circuitry utilizes the current sense amplifier output of the three phases compared with the voltage at ILIM pin. Figure 8-35 shows the implementation of current limit circuitry. As shown in this figure, the output of current sense amplifiers is combined with star connected resistive network. This measured voltage  $V_{MEAS}$  is compared with the external reference voltage e  $V_{ILIM}$  pin to realize the current limit implementation. The relation between current sensed on OUTX pin and  $V_{MEAS}$  threshold is given as:

$$V_{MEAS} = {\binom{V_{AVDD}}{2}} - \left( (I_{OUTA} + I_{OUTB} + I_{OUTC}) \times GAIN/3 \right)$$
(4)

where

- AVDD is 3.3-V LDO output
- · OUTX is current flowing into the low-side MOSFET
- GAIN is the CSA\_GAIN setting

The  $I_{\text{LIMIT}}$  threshold can be adjusted by configuring ILIM pin between AVDD/2 to (AVDD/2 - 0.4) V. AVDD/2 is minimum value and when it is applied on ILIM pin cycle by cycle current limit is disabled, whereas maximum threshold of 8A can be configured by applying (AVDD/2 - 0.4) V on ILIM pin.



Figure 8-35. Current Limit Implementation

When then the current limit activates, the high-side FET is disabled until the beginning of the next PWM cycle as shown in Figure 8-36. The low-side FETs can operate in brake mode or high-Z mode by configuring the ILIM\_RECIR bit in the SPI device variant.





Figure 8-36. Cycle-by-Cycle Current-Limit Operation



Figure 8-37 shows the operation of driver in brake mode, where the current recirculates through low-side FETs while the high-side FETs are disabled.

Figure 8-38 shows the operation of driver in hi-Z mode, where the current recirculates through the body diodes of the low-side FETs while the high-side FETs are disabled.



### Note

The current-limit circuit is ignored immediately after the PWM signal goes active for a short blanking time to prevent false trips of the current-limit circuit.

#### Note

During the brake operation, a high-current can flow through the low-side FETs which can eventually trigger the over current protection circuit. This allows the body-diode of the high-side FET to conduct and pump brake energy to the VM supply rail.



#### 8.3.13.1 Cycle by Cycle Current Limit with 100% Duty Cycle Input

In case of 100% duty cycle applied on PWM input, there is no edge available to turn high-side FET back on. To overcome this problem, DRV8316 has built in internal PWM clock which is used to turn high-side FET back on once it is disabled after exceeding  $I_{LIMIT}$  threshold. In SPI variant DRV8316R, this internal PWM clock can be configured to either 20 kHz or 40 kHz through PWM\_100\_DUTY\_SEL. In H/W variant DRV8316T PWM internal clock is set to 20 kHz. Figure 8-39 shows operation with 100 % duty cycle.



Figure 8-39. Cycle-by-Cycle Current-Limit Operation with 100% PWM Duty Cycle



# 8.3.14 Protections

The DRV8316 family of devices is protected against VM undervoltage, charge pump undervoltage, and overcurrent events. Table 8-7 summarizes various faults details.

	•					
FAULT	CONDITION	CONFIGURATION	REPORT	H-BRIDGE	LOGIC	RECOVERY
VM undervoltage (NPOR)	V <sub>VM</sub> < V <sub>UVLO</sub>	-	_	Hi-Z	Disabled	Automatic: V <sub>VM</sub> > V <sub>UVLO_R</sub> CLR_FLT, nSLEEP Reset Pulse (NPOR bit)
AVDD undervoltage (NPOR)	V <sub>AVDD</sub> < V <sub>AVDD_UV</sub>	_	nFAULT	Hi-Z	Disabled	Automatic: V <sub>AVDD</sub> > V <sub>AVDD</sub> _UV_R CLR_FLT, nSLEEP Reset Pulse (NPOR bit)
Buck undervoltage (BUCK_UV)	V <sub>FB_BK</sub> < V <sub>BK_UV</sub>	_	nFAULT	Active	Active	Automatic: V <sub>FB_BK</sub> > V <sub>BUCK_UV_R</sub> CLR_FLT, nSLEEP Reset Pulse (BUCK_UV bit)
Charge pump undervoltage (VCP_UV)	V <sub>CP</sub> < V <sub>CPUV</sub>	_	nFAULT	Hi-Z	Active	Automatic: V <sub>VCP</sub> > V <sub>CPUV</sub> CLR_FLT, nSLEEP Reset Pulse (VCP_UV bit)
Over\/oltage		OVP_EN = 0b	None	Active	Active	No action (OVP Disabled)
Protection (OVP)	V <sub>VM</sub> > V <sub>OVP</sub>	OVP_EN = 1b	FAULT	Hi-Z	Active	Automatic: V <sub>VM</sub> < V <sub>OVP</sub> CLR_FLT, nSLEEP Reset Pulse (OVP bit)
	I <sub>PHASE</sub> > I <sub>OCP</sub>	OCP_MODE = 00b	nFAULT	Hi-Z	Active	Latched: CLR_FLT, nSLEEP Reset Pulse (OCP bits)
Overcurrent Protection		OCP_MODE = 01b	nFAULT	Hi-Z	Active	Retry: t <sub>RETRY</sub>
(OCP)		OCP_MODE = 10b	nFAULT	Active	Active	Automatic: CLR_FLT, nSLEEP Reset Pulse (OCP bits)
		OCP_MODE = 11b	None	Active	Active	No action
Buck Overcurrent Protection (BUCK_OCP)	I <sub>BK</sub> > I <sub>BK_OC</sub>	_	nFAULT	Active	Active	Retry: <sup>t</sup> RETRY
SPI Error (SPI_FLT)	SCLK fault and ADDR	SPI_FLT_REP = 0b	nFAULT	Active	Active	Automatic: CLR_FLT, nSLEEP Reset Pulse (SPI_FLT bit)
		SPI_FLT_REP = 1b	None	Active	Active	No action
OTP Error (OTP_ERR)	OTP reading is erroneous	-	nFAULT	Hi-Z	Active	Latched: Power Cycle, nSLEEP Reset Pulse
		OTW_REP = 0b	None	Active	Active	No action
Thermal warning (OTW)	T <sub>J</sub> > T <sub>OTW</sub>	OTW_REP = 1b	nFAULT	Active	Active	Automatic: T <sub>J</sub> < T <sub>OTW</sub> – T <sub>HYS</sub> CLR_FLT, nSLEEP Pulse (OTW bit)
Thermal shutdown (OTSD)	T <sub>J</sub> > T <sub>OTSD</sub>	_	nFAULT	Hi-Z	Active	Automatic: T <sub>J</sub> < T <sub>OTSD</sub> – T <sub>HYS</sub> CLR FLT, nSLEEP Pulse (OTS bit)

# Table 8-7. Fault Action and Response (SPI Devices)



### 8.3.14.1 VM Supply Undervoltage Lockout (NPOR)

If at any time the input supply voltage on the VM pin falls lower than the  $V_{UVLO}$  threshold (VM UVLO falling threshold), all of the integrated FETs, driver charge-pump and digital logic controller are disabled as shown in Figure 8-40. Normal operation resumes (driver operation) when the VM undervoltage condition is removed. The NPOR bit is reset and latched low in the IC status (IC\_STAT) register once the device presumes VM. The NPOR bit remains in reset condition until cleared through the CLR\_FLT bit or an nSLEEP pin reset pulse (t<sub>RST</sub>).



Figure 8-40. VM Supply Undervoltage Lockout

# 8.3.14.2 AVDD Undervoltage Lockout (AVDD\_UV)

If at any time the voltage on AVDD pin falls lower than the  $V_{AVDD_UV}$  threshold, all of the integrated FETs, driver charge-pump and digital logic controller are disabled. Normal operation resumes (driver operation) when the AVDD undervoltage condition is removed. The NPOR bit is reset and latched low in the IC status (IC\_STAT) register once the device presumes VM. The NPOR bit remains in reset condition until cleared through the CLR\_FLT bit or an nSLEEP pin reset pulse (t<sub>RST</sub>).

# 8.3.14.3 BUCK Undervoltage Lockout (BUCK\_UV)

If at any time the voltage on VFB\_BK pin falls lower than the  $V_{BK_UV}$  threshold, the integrated FETs of the buck regulator are disabled while the driver FETs, charge pump, and digital logic control continue to operate normally. The nFAULT pin is driven low in the event of a buck undervoltage fault, and the BK\_FLT bit in IC\_STAT register is set in SPI devices. The FAULT and BUCK\_UV bits are also latched high in the registers on SPI devices. Normal operation starts again (buck regulator operation and the nFAULT pin is released) when the BUCK undervoltage condition clears. The BK\_FLT and BUCK\_UV bits stay set until cleared through the CLR\_FLT bit or an nSLEEP pin reset pulse (t<sub>RST</sub>).

# 8.3.14.4 VCP Charge Pump Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin (charge pump) falls lower than the  $V_{CPUV}$  threshold voltage of the charge pump, all of the integrated FETs are disabled and the nFAULT pin is driven low. The FAULT and VCP\_UV bits are also latched high in the registers on SPI devices. Normal operation starts again (driver operation and the nFAULT pin is released) when the VCP undervoltage condition clears. The CPUV bit stays set until cleared through the CLR\_FLT bit or an nSLEEP pin reset pulse (t<sub>RST</sub>). The CPUV protection is always enabled in both hardware and SPI device variants.

# 8.3.14.5 Overvoltage Protections (OV)

If at any time input supply voltage on the VM pins rises higher lower than the  $V_{OVP}$  threshold voltage, all of the integrated FETs are disabled and the nFAULT pin is driven low. The FAULT and OVP bits are also latched high in the registers on SPI devices. Normal operation starts again (driver operation and the nFAULT pin is released) when the OVP condition clears. The OVP bit stays set until cleared through the CLR\_FLT bit or an nSLEEP pin



reset pulse (t<sub>RST</sub>). Setting the OVP\_EN bit high on the SPI devices enables this protection feature. On hardware interface devices, the OVP protection is always enabled and set to a 34-V threshold.

The OVP threshold is also programmable on the SPI device variant. The OVP threshold can be set to 20-V or 32-V based on the OVP\_SEL bit.



Figure 8-41. Over Voltage Protection

# 8.3.14.6 Overcurrent Protection (OCP)

A MOSFET overcurrent event is sensed by monitoring the current flowing through FETs. If the current across a FET exceeds the  $I_{OCP}$  threshold for longer than the  $t_{OCP}$  deglitch time, an OCP event is recognized and action is done according to the OCP\_MODE bit. On hardware interface devices, the  $I_{OCP}$  threshold is set via OCP/SR pin, the  $t_{OCP}_{DEG}$  is fixed at 0.6-µs, and the OCP\_MODE bit is configured for latched shutdown. On SPI devices, the  $I_{OCP}$  threshold is set through the OCP\_LVL SPI register, the  $t_{OCP}_{DEG}$  is set through the OCP\_DEG SPI register, and the OCP\_MODE bit can operate in four different modes: OCP latched shutdown, OCP automatic retry, OCP report only, and OCP disabled.

### 8.3.14.6.1 OCP Latched Shutdown (OCP\_MODE = 00b)

After a OCP event in this mode, all MOSFETs are disabled and the nFAULT pin is driven low. The FAULT, OCP, and corresponding FET's OCP bits are latched high in the SPI registers. Normal operation starts again (driver operation and the nFAULT pin is released) when the OCP condition clears and a clear faults command is issued either through the CLR\_FLT bit or an nSLEEP reset pulse ( $t_{RST}$ ).





Figure 8-42. Overcurrent Protection - Latched Shutdown Mode

### 8.3.14.6.2 OCP Automatic Retry (OCP\_MODE = 01b)

After a OCP event in this mode, all the FETs are disabled and the nFAULT pin is driven low. The FAULT, OCP, and corresponding FET's OCP bits are latched high in the SPI registers. Normal operation starts again automatically (driver operation and the nFAULT pin is released) after the  $t_{RETRY}$  time elapses. After the  $t_{RETRY}$  time elapses, the FAULT, OCP, and corresponding FET's OCP bits stay latched until a clear faults command is issued either through the CLR\_FLT bit or an nSLEEP reset pulse ( $t_{RST}$ ).





#### 8.3.14.6.3 OCP Report Only (OCP\_MODE = 10b)

No protective action occurs after a OCP event in this mode. The overcurrent event is reported by driving the nFAULT pin low and latching the FAULT, OCP, and corresponding FET's OCP bits high in the SPI registers. The DRV8316 continues to operate as usual. The external controller manages the overcurrent condition by acting



appropriately. The reporting clears (nFAULT pin is released) when the OCP condition clears and a clear faults command is issued either through the CLR\_FLT bit or an nSLEEP reset pulse (t<sub>RST</sub>).

#### 8.3.14.6.4 OCP Disabled (OCP\_MODE = 11b)

No action occurs after a OCP event in this mode.

### 8.3.14.7 Buck Overcurrent Protection

A buck overcurrent event is sensed by monitoring the current flowing through buck regulator's FETs. If the current across the buck regulator FET exceeds the  $I_{BK_OCP}$  threshold for longer than the  $t_{BK_OCP}$  deglitch time, an OCP event is recognized. The buck OCP mode is configured in automatic retry setting. In this setting, after a buck OCP event is detected, all the buck regulator's FETs are disabled and the nFAULT pin is driven low. The FAULT, BK\_FLT, and BUCK\_OCP bits are latched high in the SPI registers. Normal operation starts again automatically (driver operation and the nFAULT pin is released) after the  $t_{BK_RETRY}$  time elapses. The FAULT, BK\_FLT, and BUCK\_OCP bits stay latched until the  $t_{RETRY}$  period expires.

### 8.3.14.8 Thermal Warning (OTW)

If the die temperature exceeds the trip point of the thermal warning ( $T_{OTW}$ ), the OT bit in the IC status (IC\_STAT) register and OTW bit in the status register is set. The reporting of OTW on the nFAULT pin can be enabled by setting the over-temperature warning reporting (OTW\_REP) bit in the configuration control register. The device performs no additional action and continues to function. In this case, the nFAULT pin releases when the die temperature decreases below the hysteresis point of the thermal warning ( $T_{OTW_HYS}$ ). The OTW bit remains set until cleared through the CLR\_FLT bit or an nSLEEP reset pulse ( $t_{RST}$ ) and the die temperature is lower than thermal warning trip ( $T_{OTW}$ ).

#### Note

Over temperature warning is not reported on nFAULT pin by default.

### 8.3.14.9 Thermal Shutdown (OTS)

If the die temperature exceeds the trip point of the thermal shutdown limit ( $T_{OTS}$ ), all the FETs are disabled, the charge pump is shut down, and the nFAULT pin is driven low. In addition, the FAULT and OT bit in the IC status (IC\_STAT) register and OTS bit in the status register is set. Normal operation starts again (driver operation and the nFAULT pin is released) when the overtemperature condition clears. The OTS bit stays latched high indicating that a thermal event occurred until a clear fault command is issued either through the CLR\_FLT bit or an nSLEEP reset pulse ( $t_{RST}$ ). This protection feature cannot be disabled.



## 8.4 Device Functional Modes

### 8.4.1 Functional Modes

# 8.4.1.1 Sleep Mode

The nSLEEP pin manages the state of the DRV8316 family of devices. When the nSLEEP pin is low, the device goes to a low-power sleep mode. In sleep mode, all FETs are disabled, sense amplifiers are disabled, buck regulator (if present) is disabled, the charge pump is disabled, the AVDD regulator is disabled, and the SPI bus is disabled. The t<sub>SLEEP</sub> time must elapse after a falling edge on the nSLEEP pin before the device goes to sleep mode. The device comes out of sleep mode automatically if the nSLEEP pin is pulled high. The t<sub>WAKE</sub> time must elapse before the device is ready for inputs.

In sleep mode and when  $V_{VM} < V_{UVLO}$ , all MOSFETs are disabled.

#### Note

During power up and power down of the device through the nSLEEP pin, the nFAULT pin is held low as the internal regulators are enabled or disabled. After the regulators have enabled or disabled, the nFAULT pin is automatically released. The duration that the nFAULT pin is low does not exceed the  $t_{\text{SLEEP}}$  or  $t_{\text{WAKE}}$  time.

# 8.4.1.2 Operating Mode

When the nSLEEP pin is high and the  $V_{VM}$  voltage is greater than the  $V_{UVLO}$  voltage, the device goes to operating mode. The  $t_{WAKE}$  time must elapse before the device is ready for inputs. In this mode the charge pump, AVDD regulator, buck regulator, and SPI bus are active.

### 8.4.1.3 Fault Reset (CLR\_FLT or nSLEEP Reset Pulse)

In the case of device latched faults, the DRV8316 family of devices goes to a partial shutdown state to help protect the power MOSFETs and system.

When the fault condition clears, the device can go to the operating state again by either setting the CLR\_FLT SPI bit on SPI devices or issuing a reset pulse to the nSLEEP pin on either interface variant. The nSLEEP reset pulse ( $t_{RST}$ ) consists of a high-to-low-to-high transition on the nSLEEP pin. The low period of the sequence should fall with the  $t_{RST}$  time window or else the device will start the complete shutdown sequence. The reset pulse has no effect on any of the regulators, device settings, or other functional blocks.

### 8.4.2 DRVOFF functionality

When DRVOFF pin is high, all six MOSFETs are disabled. If nSLEEP is high when the DRVOFF pin is high, the charge pump, AVDD regulator, buck regulator, and SPI bus are active and any driver-related faults such as OCP will be inactive.



## 8.5 SPI Communication

### 8.5.1 Programming

On DRV8316 SPI devices, an SPI bus is used to set device configurations, operating parameters, and read out diagnostic information. The SPI operates in slave mode and connects to a master controller. The SPI input data (SDI) word consists of a 16-bit word, with a 6-bit address and 8 bits of data. The SPI output consists of 16 bit word, with a 8 bits of status information (STAT register) and 8-bit register data.

A valid frame must meet the following conditions:

- The SCLK pin should be low when the nSCS pin transitions from high to low and from low to high.
- The nSCS pin should be pulled high for at least 400 ns between words.
- When the nSCS pin is pulled high, any signals at the SCLK and SDI pins are ignored and the SDO pin is placed in the Hi-Z state.
- Data is captured on the falling edge of the SCLK pin and data is propagated on the rising edge of the SCLK pin.
- The most significant bit (MSB) is shifted in and out first.
- A full 16 SCLK cycles must occur for transaction to be valid.
- If the data word sent to the SDI pin is less than or more than 16 bits, a frame error occurs and the data word is ignored.
- For a write command, the existing data in the register being written to is shifted out on the SDO pin following the 8-bit status data.

The SPI registers are reset to the default settings on power up and when the device is enters sleep mode

### 8.5.1.1 SPI Format

The SDI input data word is 16 bits long and consists of the following format:

- 1 read or write bit, W (bit B15)
- 6 address bits, A (bits B14 through B9)
- Parity bit, P (bit B8)
- 8 data bits, D (bits B7 through B0)

The SDO output data word is 16 bits long and the first 8 bits are status bits. The data word is the content of the register being accessed.

For a write command (W0 = 0), the response word on the SDO pin is the data currently in the register being written to.

For a read command (W0 = 1), the response word is the data currently in the register being read.







# Figure 8-45.

#### Table 8-8. SDI Input Data Word Format

R/W	ADDRESS			Parity				DA	TA						
B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
W0	A5	A4	A3	A2	A1	A0	Р	D7	D6	D5	D4	D3	D2	D1	D0



### Table 8-9. SDO Output Data Word Format

Figure 8-46. SPI Slave Timing Diagram



# 8.6 Register Map

### 8.6.1 STATUS Registers

Table 8-10 lists the STATUS registers. All register offset addresses not listed in Table 8-10 should be considered as reserved locations and the register contents should not be modified.

Status Configuration

Table 8-10. STATUS Registers				
Address	Acronym	Register Name	Section	
0x0	IC_Status_	IC Status Register	Go	
0x1	Status1	Status Register 1	Go	
0x2	Status2	Status Register 2	Go	

Table 0.40. OTATUO Deviatere

Complex bit access types are encoded to fit into small table cells. Table 8-11 shows the codes that are used for access types in this section.

····· / ···· //·· ···						
Access Type	Code	Description				
Read Type						
R	R	Read				
R-0	R -0	Read Returns 0s				
Reset or Default Value						
- n		Value after reset or the default value				

### Table 8-11. STATUS Access Type Codes



# 8.6.1.1 IC\_Status\_ Register (Address = 0x0) [Reset = 0x0]

IC\_Status\_ is shown in Table 8-12.

Return to the Summary Table.

### Table 8-12. IC\_Status\_ Register Field Descriptions

Bit	Field	Туре	Reset	Description
6	BK_FLT	R	0x0	Buck Fault Bit 0x0 = No buck regulator fault condition is detected 0x1 = Buck regulator fault condition is detected
5	SPI_FLT	R	0x0	SPI Fault Bit 0x0 = No SPI fault condition is detected 0x1 = SPI Fault condition is detected
4	OCP	R	0x0	Over Current Protection Status Bit 0x0 = No overcurrent condition is detected 0x1 = Overcurrent condition is detected
3	NPOR	R	0x0	Supply Power On Reset Bit 0x0 = Power on reset condition is detected on VM 0x1 = No power-on-reset condition is detected on VM
2	OVP	R	0x0	Supply Overvoltage Protection Status Bit 0x0 = No overvoltage condition is detected on VM 0x1 = Overvoltage condition is detected on VM
1	ОТ	R	0x0	Overtemperature Fault Status Bit 0x0 = No overtemperature warning / shutdown is detected 0x1 = Overtemperature warning / shutdown is detected
0	FAULT	R	0x0	Device Fault Bit 0x0 = No fault condition is detected 0x1 = Fault condition is detected



## 8.6.1.2 Status\_1 Register (Address = 0x1) [Reset = 0x0]

Status\_\_1 is shown in Table 8-13.

Return to the Summary Table.

### Table 8-13. Status\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	ОТЖ	R	0x0	Overtemperature Warning Status Bit 0x0 = No overtemperature warning is detected 0x1 = Overtemperature warning is detected
6	OTS	R	0x0	Overtemperature Shutdown Status Bit 0x0 = No overtemperature shutdown is detected 0x1 = Overtemperature shutdown is detected
5	OCP_HC	R	0x0	Overcurrent Status on High-side switch of OUTC 0x0 = No overcurrent detected on high-side switch of OUTC 0x1 = Overcurrent detected on high-side switch of OUTC
4	OCL_LC	R	0x0	Overcurrent Status on Low-side switch of OUTC 0x0 = No overcurrent detected on low-side switch of OUTC 0x1 = Overcurrent detected on low-side switch of OUTC
3	OCP_HB	R	0x0	Overcurrent Status on High-side switch of OUTB 0x0 = No overcurrent detected on high-side switch of OUTB 0x1 = Overcurrent detected on high-side switch of OUTB
2	OCP_LB	R	0x0	Overcurrent Status on Low-side switch of OUTB 0x0 = No overcurrent detected on low-side switch of OUTB 0x1 = Overcurrent detected on low-side switch of OUTB
1	OCP_HA	R	0x0	Overcurrent Status on High-side switch of OUTA 0x0 = No overcurrent detected on high-side switch of OUTA 0x1 = Overcurrent detected on high-side switch of OUTA
0	OCP_LA	R	0x0	Overcurrent Status on Low-side switch of OUTA 0x0 = No overcurrent detected on low-side switch of OUTA 0x1 = Overcurrent detected on low-side switch of OUTA



# 8.6.1.3 Status\_2 Register (Address = 0x2) [Reset = 0x0]

Status\_\_2 is shown in Table 8-14.

Return to the Summary Table.

### Table 8-14. Status\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R	0x0	Reserved
6	OTP_ERR	R	0x0	One Time Programmabilty Error 0x0 = No OTP error is detected 0x1 = OTP Error is detected
5	BUCK_OCP	R	0x0	Buck Regulator Overcurrent Staus Bit 0x0 = No buck regulator overcurrent is detected 0x1 = Buck regulator overcurrent is detected
4	BUCK_UV	R	0x0	Buck Regulator Undervoltage Staus Bit 0x0 = No buck regulator undervoltage is detected 0x1 = Buck regulator undervoltage is detected
3	VCP_UV	R	0x0	Charge Pump Undervoltage Status Bit 0x0 = No charge pump undervoltage is detected 0x1 = Charge pump undervoltage is detected
2	SPI_PARITY	R-0	0x0	SPI Parity Error Bit 0x0 = No SPI parity error is detected 0x1 = SPI parity error is detected
1	SPI_SCLK_FLT	R	0x0	SPI Clock Framing Error Bit 0x0 = No SPI clock framing error is detected 0x1 = SPI clock framing error is detected
0	SPI_ADDR_FLT	R	0x0	SPI Address Error Bit 0x0 = No SPI address fault is detected (due to accessing non-user register) 0x1 = SPI address fault is detected



### 8.6.2 CONTROL Registers

Table 8-15 lists the CONTROL registers. All register offset addresses not listed in Table 8-15 should be considered as reserved locations and the register contents should not be modified.

Control Configuration

Table 8-15. CONTROL Registers					
Address	Acronym	Register Name	Section		
0x3	Control1	Control Register 1	Go		
0x4	Control_2	Control Register 2	Go		
0x5	Control_3	Control Register 3	Go		
0x6	Control4	Control Register 4	Go		
0x7	Control_5	Control Register 5	Go		
0x8	Control6	Control Register 6	Go		
0xC	Control10	Control Register 10	Go		

Complex bit access types are encoded to fit into small table cells. Table 8-16 shows the codes that are used for access types in this section.

Access Type	Code	Description					
Read Type							
R	R	Read					
Write Type	Write Type						
W	W	Write					
W1C	W 1C	Write 1 to clear					
WAPU	W APU	Write Atomic write with password unlock					
Reset or Default Value							
- n		Value after reset or the default value					

## Table 8-16. CONTROL Access Type Codes

# 8.6.2.1 Control\_1 Register (Address = 0x3) [Reset = 0x11]

Control\_\_\_1 is shown in Table 8-17.

Return to the Summary Table.

### Table 8-17. Control\_\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R	0x2	Reserved
2-0	REG_LOCK	R/WAPU	0x1	Register Lock Bits         0x0 = No effect unless locked or unlocked         0x1 = No effect unless locked or unlocked         0x2 = No effect unless locked or unlocked         0x3 = Write 011b to this register to unlock all registers         0x4 = No effect unless locked or unlocked         0x5 = No effect unless locked or unlocked         0x6 = Write 110b to lock the settings by ignoring further register         writes except to these bits and address 0x03h bits 2-0.         0x7 = No effect unless locked or unlocked



### 8.6.2.2 Control\_2 Register (Address = 0x4) [Reset = 0x18]

Control\_\_\_2 is shown in Table 8-18.

Return to the Summary Table.

# Table 8-18. Control\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7-6	RESERVED	R	0x0	Reserved	
5	SDO_MODE	R/W	0x0	SDO Mode Setting 0x0 = SDO IO in Open Drain Mode 0x1 = SDO IO in Push Pull Mode	
4-3	SLEW	R/W	0x3	Slew Rate Settings 0x0 = Slew rate is 25 V/µs 0x1 = Slew rate is 50 V/µs 0x2 = Slew rate is 150 V/µs 0x3 = Slew rate is 200 V/µs	
2-1	PWM_MODE	R/W	0x0	Device Mode Selection 0x0 = 6x mode 0x1 = 6x mode with current limit 0x2 = 3x mode 0x3 = 3x mode with current limit	
0	CLR_FLT	W1C	0x0	Clear Fault 0x0 = No clear fault command is issued 0x1 = To clear the latched fault bits. This bit automatically resets af being written.	



# 8.6.2.3 Control\_\_3 Register (Address = 0x5) [Reset = 0x0]

Control\_\_\_3 is shown in Table 8-19.

Return to the Summary Table.

#### Table 8-19. Control\_\_3 Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7	RESERVED	R	0x0	Reserved	
6	RESERVED	R	0x0	Reserved	
5	RESERVED	R	0x0	Reserved	
4	PWM_100_DUTY_SEL	R/W	0x0	Freqency of PWM at 100% Duty Cycle 0x0 = 20KHz 0x1 = 40KHz	
3	OVP_SEL	R/W	0x0	Overvoltage Level Setting 0x0 = VM overvoltage level is 34-V 0x1 = VM overvoltage level is 22-V	
2	OVP_EN	R/W	0x0	Overvoltage Enable Bit 0x0 = Overvoltage protection is disabled 0x1 = Overvoltage protection is enabled	
1	SPI_FLT_REP	R/W	0x0	SPI Fault Reporting Disable Bit 0x0 = SPI fault reporting on nFAULT pin is enabled 0x1 = SPI fault reporting on nFAULT pin is disabled	
0	OTW_REP	R/W	0x0	Overtemperature Warning Reporting Bit 0x0 = Over temperature reporting on nFAULT is disabled 0x1 = Over temperature reporting on nFAULT is enabled	



### 8.6.2.4 Control\_4 Register (Address = 0x6) [Reset = 0x1]

Control\_\_\_4 is shown in Table 8-20.

Return to the Summary Table.

# Table 8-20. Control\_\_4 Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7	DRV_OFF	R/W	0x0	Driver OFF Bit 0x0 = No Action 0x1 = Enter Low Power Standby Mode	
6	OCP_CBC	R/W	0x0	OCP PWM Cycle Operation Bit 0x0 = OCP clearing in PWM input cycle change is disabled 0x1 = OCP clearing in PWM input cycle change is enabled	
5-4	OCP_DEG	R/W	0x0	OCP Deglitch Time Settings 0x0 = OCP deglitch time is 0.2 µs 0x1 = OCP deglitch time is 0.6 µs 0x2 = OCP deglitch time is 1.1 µs 0x3 = OCP deglitch time is 1.6 µs	
3	OCP_RETRY	R/W	0x0	OCP Retry Time Settings 0x0 = OCP retry time is 5 ms 0x1 = OCP retry time is 500 ms	
2	OCP_LVL	R/W	0x0	Overcurrent Level Setting 0x0 = OCP level is 16 A 0x1 = OCP level is 24 A	
1-0	OCP_MODE	R/W	0x1	OCP Fault Options 0x0 = Overcurrent causes a latched fault 0x1 = Overcurrent causes an automatic retrying fault 0x2 = Overcurrent is report only but no action is taken 0x3 = Overcurrent is not reported and no action is taken	



# 8.6.2.5 Control\_5 Register (Address = 0x7) [Reset = 0x0]

Control\_\_\_5 is shown in Table 8-21.

Return to the Summary Table.

### Table 8-21. Control\_5 Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7	RESERVED	R	0x0	Reserved	
6	ILIM_RECIR	R/W	0x0	Current Limit Recirculation Settings 0x0 = Current recirculation through FETs (Brake Mode) 0x1 = Current recirculation through diodes (Coast Mode)	
5	RESERVED	R	0x0	Reserved	
4	RESERVED	R	0x0	Reserved	
3	EN_AAR	R/W	0x0	Active Asynshronous Rectification Enable Bit 0x0 = AAR mode is disabled 0x1 = AAR mode is enabled	
2	EN_ASR	R/W	0x0	Active Synchronous Rectification Enable Bit 0x0 = ASR mode is disabled 0x1 = ASR mode is enabled	
1-0	CSA_GAIN	R/W	0x0	Current Sense Amplifier's Gain Settings 0x0 = CSA gain is 0.15 V/A 0x1 = CSA gain is 0.3 V/A 0x2 = CSA gain is 0.6 V/A 0x3 = CSA gain is 1.2 V/A	



### 8.6.2.6 Control\_\_6 Register (Address = 0x8) [Reset = 0x0]

Control\_\_\_6 is shown in Table 8-22.

Return to the Summary Table.

### Table 8-22. Control\_\_6 Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7-6	RESERVED	R	0x0	Reserved	
5	RESERVED	R	0x0	Reserved	
4	BUCK_PS_DIS	R/W	0x0	Buck Power Sequencing Disable Bit 0x0 = Buck power sequencing is enabled 0x1 = Buck power sequencing is disabled	
3	BUCK_CL	R/W	0x0	Buck Current Limit Setting 0x0 = Buck regulator current limit is set to 600 mA 0x1 = Buck regulator current limit is set to 150 mA	
2-1	BUCK_SEL	R/W	0x0	Buck Voltage Selection 0x0 = Buck voltage is 3.3 V 0x1 = Buck voltage is 5.0 V 0x2 = Buck voltage is 4.0 V 0x3 = Buck voltage is 5.7 V	
0	BUCK_DIS	R/W	0x0	Buck Disable Bit 0x0 = Buck regulator is enabled 0x1 = Buck regulator is disabled	



# 8.6.2.7 Control\_\_10 Register (Address = 0xC) [Reset = 0x0]

Control\_\_\_10 is shown in Table 8-23.

Return to the Summary Table.

### Table 8-23. Control\_\_10 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R	0x0	Reserved
4	DLYCMP_EN	R/W	0x0	Driver Delay Compensation enable 0x0 = Disable 0x1 = Enable
3-0	DLY_TARGET	R/W	0x0	Delay Target for Driver Delay Compensation 0x0 = 0 us 0x1 = 0.4 us 0x2 = 0.6 us 0x3 = 0.8 us 0x4 = 1 us 0x5 = 1.2 us 0x6 = 1.4 us 0x7 = 1.6 us 0x8 = 1.8 us 0x9 = 2 us 0xA = 2.2 us 0xA = 2.4 us 0xC = 2.6 us 0xD = 2.8 us 0xF = 3.2 us



# **9** Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The DRV8316 can be used to drive Brushless-DC motors. The following design procedure can be used to configure the DRV8316.





# 9.2 Typical Applications

### 9.2.1 Three-Phase Brushless-DC Motor Control

In this application, the DRV8316 is used to drive a Brushless-DC motor

### 9.2.1.1 Detailed Design Procedure

Table 9-1lists the example input parameters for the system design.

DESIGN PARAMETERS	REFERENCE	EXAMPLE VALUE						
Supply voltage	V <sub>VM</sub>	24 V						
Motor RMS current	I <sub>RMS</sub>	3 A						
Motor peak current	I <sub>PEAK</sub>	8 A						
PWM Frequency	f <sub>PWM</sub>	50 kHz						
Slew Rate Setting	SR	200 V/µs						
Buck regulator output voltage	V <sub>BK</sub>	3.3 V						
ADC reference voltage	V <sub>VREF</sub>	3.0 V						
System ambient temperature	T <sub>A</sub>	–20°C to +105°C						

#### Table 9-1. Design Parameters

#### 9.2.1.1.1 Motor Voltage

Brushless-DC motors are typically rated for a certain voltage (for example 12 V and 24 V). Operating a motor at a higher voltage corresponds to a lower drive current to obtain the same motor power. A higher operating voltage also corresponds to a higher obtainable rpm. DRV8316 device allows for the use of higher operating voltage because of a maximum VM rating of 40 V.

Operating at lower voltages generally allows for more accurate control of phase currents. The DRV8316 functions down to a supply of 4.5V.

#### 9.2.1.2 Application Curves

TBD



**Graph Placeholder** 

Figure 9-2. App Curve-1

Figure 9-3. App Curve-2

### 9.2.2 Three-Phase Brushless-DC Motor Control With Current Limit

In this application, the DRV8316 is used to drive a brushless-DC motor with current limit.

### 9.2.2.1 Detailed Design Procedure

Table 9-2 lists the example input parameters for the system design.
Table 5-2. Design Farameters								
DESIGN PARAMETERS	REFERENCE	EXAMPLE VALUE						
Supply voltage	V <sub>VM</sub>	24 V						
Motor peak current	I <sub>PEAK</sub>	8 A						
PWM Frequency	f <sub>PWM</sub>	50 kHz						
Slew Rate Setting	SR	200 V/µs						
Buck regulator output voltage	V <sub>BK</sub>	3.3 V						

## Table 9-2. Design Parameters

#### 9.2.2.1.1 Motor Voltage

Brushless-DC motors are typically rated for a certain voltage (for example 12 V and 24 V). Operating a motor at a higher voltage corresponds to a lower drive current to obtain the same motor power. A higher operating voltage also corresponds to a higher obtainable rpm. DRV8316 device allows for the use of higher operating voltage because of a maximum VM rating of 40 V.

Operating at lower voltages generally allows for more accurate control of phase currents. The DRV8316 functions down to a supply of 4.5V.

#### 9.2.2.2 Application Curves



Figure 9-4. Device Powerup with VM

**Graph Placeholder** 

Figure 9-6. Power Management

Figure 9-5. Device Powerup with nSLEEP

**Graph Placeholder** 



Figure 9-7. Driver PWM Operation with Current Feedback



## 9.2.3 Brushed-DC and Solenoid Load

### 9.2.3.1 Design Requirements

Table 9-3 gives design input parameters for system design.

Table 9-3. Design Parameters								
DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE						
Brushed motor rms current	I <sub>RMS, BDC</sub>	1.0 A						
Brushed motor peak current	I <sub>PEAK, BDC</sub>	2.0 A						
Solenoid rms current	I <sub>RMS, SOL</sub>	0.5 A						
Solenoid peak current	I <sub>PEAK, SOL</sub>	1.0 A						

#### 9.2.3.1.1 Detailed Design Procedure

#### Table 9-4. Brushed-DC Control

Function	IN1	EN1	IN2	EN2	OUT1	OUT2
Forward	1	1	0	1	Н	L
Reverse	0	1	1	1	L	Н
Brake (low-side slow decay)	0	1	0	1	L	L
High-side slow decay	1	1	1	1	Н	Н
Coast	Х	0	Х	0	Z	Z

#### Table 9-5. Solenoid Control (High-Side Load)

Function	IN3	EN3	OUT3
Coast / Off	X	0	Z
On	0	1	L
Brake	1	1	Н



## 9.2.4 Three Solenoid Loads

### 9.2.4.1 Design Requirements

Table 9-6 gives design input parameters for system design.

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Solenoid rms current	I <sub>RMS, SOL</sub>	1.0 A
Solenoid peak current	I <sub>PEAK, SOL</sub>	1.5 A

#### 9.2.4.1.1 Detailed Design Procedure

#### Table 9-7. Solenoid Control (high-side load)

Function	IN2	EN2	OUT2
Coast / Off	Х	0	Z
On	0	1	L
Brake	1	1	Н

#### Table 9-8. Solenoid Control (low-side load)

Function	IN1	EN1	OUT1
Coast / Off	Х	0	Z
On	1	1	Н
Brake	0	1	L



# 10 Power Supply Recommendations

# 10.1 Bulk Capacitance

Having an appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system
- The capacitance and current capability of the power supply
- · The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed dc, brushless DC, stepper)
- The motor braking method

The inductance between the power supply and the motor drive system limits the rate current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.



Figure 10-1. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.



# 11 Layout

## **11.1 Layout Guidelines**

The bulk capacitor should be placed to minimize the distance of the high-current path through the motor driver device. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

Small-value capacitors such as the charge pump, AVDD, and VREF capacitors should be ceramic and placed closely to device pins.

The high-current device outputs should use wide metal traces.

To reduce noise coupling and EMI interference from large transient currents into small-current signal paths, grounding should be partitioned between PGND and AGND. TI recommends connecting all non-power stage circuitry (including the thermal pad) to AGND to reduce parasitic effects and improve power dissipation from the device. Optionally, GND\_BK can be split. Ensure grounds are connected through net-ties or wide resistors to reduce voltage offsets and maintain gate driver performance.

The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias helps dissipate the  $I^2 \times R_{DS(on)}$  heat that is generated in the device.

To improve thermal performance, maximize the ground area that is connected to the thermal pad ground across all possible layers of the PCB. Using thick copper pours can lower the junction-to-air thermal resistance and improve theremal dissipation from the die surface.

Separate the SW\_BUCK and FB\_BUCK traces with ground separation to reduce buck switching from coupling as noise into the buck outer feedback loop. Widen the FB\_BUCK trace as much as possible to allow for faster load switching.

Recommended Layout Example for VQFN Package shows a layout example for the DRV8316.



# 11.2 Layout Example

# Recommended Layout Example for VQFN Package





#### **11.3 Thermal Considerations**

The DRV8316 has thermal shutdown (TSD) as previously described. A die temperature in excess of 150°C (minimally) disables the device until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

#### 11.3.1 Power Dissipation

The power dissipated in the output FET resistance, or R<sub>DS(on)</sub> dominates power dissipation in the DRV8316.

At start-up and fault conditions, this current is much higher than normal running current; remember to take these peak currents and their duration into consideration.

The total device dissipation is the power dissipated in each of the three half-H-bridges added together.

The maximum amount of power that the device can dissipate depends on ambient temperature and heatsinking.

Note that  $R_{DS(on)}$  increases with temperature, so as the device heats, the power dissipation increases. Take this into consideration when sizing the heatsink.



# 12 Device and Documentation Support

## 12.1 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.2 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.4 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.



**RGF0040E** 

# PACKAGE OUTLINE

# VQFN - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



**RGF0040E** 



# EXAMPLE BOARD LAYOUT

#### VQFN - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

VQFN - 1 mm max height





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate 6. design recommendations.



**RGF0040E** 

Texas

www.ti.com

**INSTRUMENTS** 



## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
DRV8316RRGFR	PREVIEW	VQFN	RGF	40	3000	TBD	Call TI	Call TI	-40 to 125		
DRV8316TRGFR	PREVIEW	VQFN	RGF	40	3000	TBD	Call TI	Call TI	-40 to 125		
PDRV8316RRGFR	ACTIVE	VQFN	RGF	40	3000	TBD	Call TI	Call TI	-40 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

28-May-2021

# **MECHANICAL DATA**



A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- This drawing is subject to change without notice. Β.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- See the additional figure in the Product Data Sheet for details regarding lands and the exposed thermal Ε. pad features and dimensions.
- F. Falls within JEDEC MO-220.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated