

ZHCSAQ6A – JANUARY 2013 – REVISED JANUARY 2014

DRV8839

# 低压双路 1/2H 桥驱动器集成电路 (IC)

查询样片: DRV8839

#### 特性

- 双路 1/2H 桥接电机驱动器
  - 驱动一个直流电机或者一个步进电机的绕组,或 其它负载
  - 低金属氧化物半导体场效应晶体管 (MOSFET) 导通电阻: 高侧 + 低侧 (HS + LS) 280mΩ
- 1.8A 最大驱动电流
- 单独的电机和逻辑电源引脚: •
  - 0V 至 11V 电机运行电源电压范围
  - 1.8V 至 7V 逻辑电源电压范围
- 独立的电机和逻辑电源引脚 •
- 单独的 ½H 桥控制输入接口
- 具有 120nA 最大组合电源电流的低功耗睡眠模式
- 2mm x 3mm 12 引脚超薄型小外形尺寸无引线 (WSON) 封装

#### 应用范围

- 由电池供电的设备:
  - 数字单镜头反光 (DSLR) 镜头
  - 消费类产品
  - 玩具
  - 机器人技术
  - 摄像机
  - 医疗设备

#### 说明

DRV8839 为照相机、消费类产品、玩具和其它 低压或电池供电类应用提供多用途功率驱动器解决方案。 此器件有两个独立的 ½H 桥驱动器,并且能够驱动一个直流电机或者一个步进电机的绕组,以及其它诸如螺线管等 其它器件。使用 N 通道功率 MOSFET 的输出级被配置为 ½H 桥。一个内部电荷泵生成所需的栅极驱动电压。

DRV8839 能够提供高达 1.8A 的输出电流。 它在 0V 至 11V 的电机电源电压范围,以及 1.8V 至 7V 的器件电源电 压范围内运行。

DRV8839 具有针对每个 ½H 桥的单独输入和启用引脚,这样可实现对每个输出的单独控制。

内部关断功能支持过流保护、短路保护、欠压闭锁以及过温保护。

DRV8839 采用具有 PowerPAD™ 的 12 引脚 2mm x 3mm WSON 封装(环保型:符合 RoHS 标准且不含 Sb/Br) 。

#### **ORDERING INFORMATION**<sup>(1)</sup>

PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
PowerPAD™ (WSON) - DSS	Reel of 3000	DRV8839DSSR	8839

(1) For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

ZHCSAQ6A-JANUARY 2013-REVISED JANUARY 2014



www.ti.com.cn

#### FUNCTIONAL BLOCK DIAGRAM






ZHCSAQ6A – JANUARY 2013 – REVISED JANUARY 2014

www.ti.com.cn

# Table 1. TERMINAL FUNCTIONS

NAME	PIN	I/O <sup>(1)</sup>	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
POWER AND	ROUND			
GND	5, 6	-	Device ground	
VM	1, 2	-	Motor supply	Bypass to GND with a 0.1-µF, 16-V ceramic capacitor.
VCC	12	-	Device supply	Bypass to GND with a 0.1-µF, 6.3-V ceramic capacitor.
CONTROL				
nSLEEP 11 I		Sleep mode input	Logic low puts device in low-power sleep mode Logic high for normal operation Internal pulldown resistor	
IN1	10	I	Input 1	Logic input controls OUT1 Internal pulldown resistor
EN1	9	I	Enable 1	Logic high enables OUT1 Internal pulldown resistor
IN2	8	I	Input 2	Logic input controls OUT2 Internal pulldown resistor
EN2	7	I	Enable 2	Logic high enables OUT2 Internal pulldown resistor
OUTPUT			· ·	
OUT1	3	0	Output 1	Connect to motor winding
OUT2	4	0	Output 2	Connect to motor winding
NO CONNECT				
NC	2, 5	-	No connection	No connection to these pins

(1) Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output



DSS PACKAGE (TOP VIEW)

## ABSOLUTE MAXIMUM RATINGS<sup>(1)(2)</sup>

		VALUE	UNIT
VM	Power supply voltage range	-0.3 to 12	V
VCC	Power supply voltage range	-0.3 to 7	V
	Digital input pin voltage range	-0.5 to 7	V
	Peak motor drive output current	Internally limited	А
TJ	Operating junction temperature range	-40 to 150	°C
T <sub>stg</sub>	Storage temperature range	-60 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

#### THERMAL INFORMATION

		DRV8839	
	THERMAL METRIC <sup>(1)</sup>	DSS	UNITS
		12 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	50.4	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance <sup>(3)</sup>	58	
θ <sub>JB</sub>	Junction-to-board thermal resistance <sup>(4)</sup>	19.9	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(5)</sup>	0.9	-C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(6)</sup>	20	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	6.9	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## **RECOMMENDED OPERATING CONDITIONS**

 $T_A = 25^{\circ}C$  (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>CC</sub>	Device power supply voltage range	1.8	7	V
V <sub>M</sub>	Motor power supply voltage range	0	11	V
I <sub>OUT</sub>	H-bridge output current <sup>(1)</sup>	0	1.8	А
f <sub>PWM</sub>	Externally applied PWM frequency	0	250	kHz
V <sub>IN</sub>	Logic level input voltage	0	5.5	V

(1) Power dissipation and thermal limits must be observed.



ZHCSAQ6A - JANUARY 2013 - REVISED JANUARY 2014

www.ti.com.cn

#### **ELECTRICAL CHARACTERISTICS**

 $T_A = 25^{\circ}C$ ,  $V_M = 5$  V,  $V_{CC} = 3$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER \$	SUPPLY		H			
		No PWM		40	100	μA
I <sub>VM</sub>	VM operating supply current	50 kHz PWM		0.8	1.5	mA
I <sub>VMQ</sub>	VM sleep mode supply current	nSLEEP = 0 V		30	95	nA
	VCC operating augubly autrent	No PWM		300	500	μA
Ivcc	VCC operating supply current	50 kHz PWM		0.7	1.5	mA
I <sub>CCQ</sub>	VCC sleep mode supply current	nSLEEP = 0 V		5	25	nA
LOGIC-LEV V <sub>IL</sub> V <sub>IH</sub>	VCC undervoltage lockout	V <sub>CC</sub> rising			1.8	V
	voltage	V <sub>CC</sub> falling			1.7	v
LOGIC-LI	EVEL INPUTS					
V <sub>IL</sub>	Input low voltage		0.31 x V <sub>CC</sub>	$0.34 \text{ x V}_{\text{CC}}$		V
V <sub>IH</sub>	Input high voltage			$0.39 \ x \ V_{CC}$	$0.43 \text{ x V}_{CC}$	V
V <sub>HYS</sub>	Input hysteresis			$0.08 \ x \ V_{CC}$		V
I <sub>IL</sub>	Input low current	V <sub>IN</sub> = 0	-5		5	μA
I <sub>IH</sub>	Input high current	V <sub>IN</sub> = 3.3 V			50	μA
R <sub>PD</sub>	Pulldown resistance			100		kΩ
H-BRIDG	E FETS					
R <sub>DS(ON)</sub>	HS + LS FET on resistance	$I_{O} = 800 \text{ mA}, T_{J} = 25^{\circ}\text{C}$		280	330	mΩ
I <sub>OFF</sub>	Off-state leakage current				±200	nA
PROTEC	TION CIRCUITS					
I <sub>OCP</sub>	Overcurrent protection trip level		1.9		3.5	А
t <sub>OCR</sub>	Overcurrent protection retry time			1		ms
t <sub>DEAD</sub>	Output dead time			100		ns
t <sub>TSD</sub>	Thermal shutdown temperature	Die temperature	150	160	180	°C

ZHCSAQ6A-JANUARY 2013-REVISED JANUARY 2014




www.ti.com.cn


# TIMING REQUIREMENTS<sup>(1)</sup>

 $T_A = 25^{\circ}C$ ,  $V_M = 5$  V,  $V_{CC} = 3$  V,  $R_L = 20 \Omega$ 

NO.	PARAMETER	CONDITIONS	MIN	MAX	UNIT				
1	t <sub>1</sub>	Output enable time		120	ns				
2	t <sub>2</sub>	Output disable time		120	ns				
3	t <sub>3</sub>	Delay time, INx high to OUTx high		120	ns				
4	t <sub>4</sub>	Delay time, INx low to OUTx low		120	ns				
5	t <sub>5</sub>	Output rise time	50	150	ns				
6	t <sub>6</sub>	Output fall time	50	150	ns				

(1) Not production tested - ensured by design







## FUNCTIONAL DESCRIPTION

#### **Bridge Control**

The DRV8839 is controlled using separate enable and input pins for each ½-H-bridge.

The following table shows the logic for the DRV8839:

ENx	INx	OUTx
0	Х	Z
1	0	L
1	1	Н

#### Sleep Mode

If the nSLEEP pin is brought to a logic-low state, the DRV8839 will enter a low-power sleep mode. In this state all unnecessary internal circuitry is powered down.

#### **Power Supplies and Input Pins**

The input pins may be driven within their recommended operating conditions with or without the VCC and VM power supplies present. No leakage current path will exist to the supply. There is a weak pulldown resistor (approximately  $100 \text{ k}\Omega$ ) to ground on each input pin.

VCC and VM may be applied and removed in any order. When VCC is removed, the device will enter a low power state and draw very little current from VM. If the supply voltage is between 1.8 V and 7 V, VCC and VM may be connected together.

The VM voltage supply does not have any undervoltage lockout protection (UVLO), so as long as VCC > 1.8 V, the internal device logic will remain active. This means that the VM pin voltage may drop to 0 V, however, the load may not be sufficiently driven at low VM voltages.

#### **Protection Circuits**

The DRV8839 is fully protected against undervoltage, overcurrent and overtemperature events.

#### **Overcurrent Protection (OCP)**

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge will be disabled. After approximately 1 ms, the bridge will be re-enabled automatically.

Overcurrent conditions on both high and low side devices; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown.

#### Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled. Once the die temperature has fallen to a safe level operation will automatically resume.

#### Undervoltage Lockout (UVLO)

If at any time the voltage on the VCC pin falls below the undervoltage lockout threshold voltage, all circuitry in the device is disabled and internal logic is reset. Operation resumes when VCC rises above the UVLO threshold.

ZHCSAQ6A-JANUARY 2013-REVISED JANUARY 2014



www.ti.com.cn

## **APPLICATIONS INFORMATION**

#### **Motor Connections**

If a single DC motor is connected to the DRV8839, it is connected between the OUT1 and OUT2 pins as shown below:




Figure 1. Single DC Motor Connection

Motor operation is controlled as follows:

EN1	EN2	IN1	IN2	OUT1	OUT2	MOTOR OPERATION
0	Х	Х	Х	Z	See <sup>(1)</sup>	Off (coast)
Х	0	Х	Х	See <sup>(2)</sup>	Z	Off (coast)
1	1	0	0	L	L	Brake
1	1	0	1	L	Н	Reverse
1	1	1	0	Н	L	Forward
1	1	1	1	Н	Н	Brake

State depends on EN2 and IN2, but does not affect motor operation because OUT1 is tri-stated. State depends on EN1 and IN1, but does not affect motor operation because OUT2 is tri-stated. (1)

(2)



Two DC motors may be connected to the DRV8839. In this mode, it is not possible to reverse the direction of the motors; they will turn only in one direction. The connections are shown below:




Figure 2. Dual DC Motor Connection

Motor operation is controlled as follows:

ENx	INx	OUTx	MOTOR OPERATION
0	Х	Z	Off (coast)
1	0	L	Brake
1	1	Н	Forward



(1)

## THERMAL INFORMATION

#### **Thermal Protection**

The DRV8839 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

#### **Power Dissipation**

Power dissipation in the DRV8839 is dominated by the power dissipated in the output FET resistance, or R<sub>DS(ON)</sub>. Average power dissipation when running a stepper motor can be roughly estimated by:

 $P_{TOT} = R_{DS(ON)} \times (I_{OUT(RMS)})^2$ 

Where  $P_{TOT}$  is the total power dissipation,  $R_{DS(ON)}$  is the resistance of the HS plus LS FETs, and  $I_{OUT(RMS)}$  is the RMS output current being applied to each winding.  $I_{OUT(RMS)}$  is equal to the approximately 0.7x the full-scale output current setting.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that R<sub>DS(ON)</sub> increases with temperature, so as the device heats, the power dissipation increases.



ZHCSAQ6A – JANUARY 2013 – REVISED JANUARY 2014

## 修订历史记录

Cł	hanges from Original (January 2013) to Revision A Pag						
•	Changed 特性着重号	1					
•	Changed 说明部分中的电机电源电压范围	1					
•	Changed Motor power supply voltage range in RECOMMENDED OPERATING CONDITIONS	4					
•	Added t <sub>OCR</sub> and t <sub>DEAD</sub> parameters to ELECTRICAL CHARACTERISTICS	5					
•	Added paragraph to Power Supplies and Input Pins section	7					



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8839DSSR	ACTIVE	WSON	DSS	12	3000	RoHS & Green	(6) NIPDAU	Level-2-260C-1 YEAR	-40 to 85	8839	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8839DSSR	WSON	DSS	12	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

30-Apr-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8839DSSR	WSON	DSS	12	3000	210.0	185.0	35.0

# **GENERIC PACKAGE VIEW**

# WSON - 0.8 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4209244/D


# **DSS0012A**



# **PACKAGE OUTLINE**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# DSS0012A

# **EXAMPLE BOARD LAYOUT**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown. It is recommended that vias located under solder paste be filled, plugged or tented.




# DSS0012A

# **EXAMPLE STENCIL DESIGN**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司