











**DRV2667** 

ZHCSEY6D - MARCH 2013 - REVISED NOVEMBER 2018

# 具有升压、数字前端和内部波形存储器的 DRV2667 压电式触觉驱动器

## 1 特性

- 集成数字前端
  - 最高可达 400kHz 的 I<sup>2</sup>C 总线控制
  - 高级波形合成器
  - 2kB 内部波形存储器
  - 100 字节内部先入先出 (FIFO) 接口
  - 兼容 Immersion TS5000
  - 可选模拟输入
- 高电压压电式触觉驱动器
  - 在 200Vpp和 300Hz 上驱动高达 100nF 的负载
  - 在 150V<sub>PP</sub>和 300Hz 上驱动高达 150nF 的负载
  - 在 100Vpp和 300Hz 上驱动高达 330nF 的负载
  - 在 50Vpp和 300Hz 上驱动高达 680nF 的负载
  - 差分输出
- 105V 集成升压转换器
  - 可调升压电压
  - 可调节升压限流
  - 可编程升压限流
  - 集成功率场效应晶体管 (FET) 和二极管
  - 无需变压器
- 2ms 快速启动时间
- 3V 至 5.5V 的宽电源电压范围
- 1.8V 兼容, V<sub>DD</sub> 容限数字引脚

# 2 应用

- 手机和平板电脑
- 便携式计算机
- 键盘和鼠标
- 电脑游戏
- 支持触控功能的器件

#### 3 说明

DRV2667 器件是一款具有集成 105V 升压开关、集成 功率二极管、集成全差动放大器和集成数字前端的压电式触觉驱动器,可驱动高压和低压压电式触觉传动器。 这款多功能器件通过 I<sup>2</sup>C 端口或模拟输入支持 HD 触觉控制。

DRV2667 器件数字接口可通过一条兼容 I<sup>2</sup>C 的总线实现。数字接口可减轻主机系统中处理器应对脉宽调制 (PWM) 生成或满足其他模拟通道要求所需的昂贵负担。对内部 FIFO 的任何写操作都将自动唤醒器件,并在 2ms 的内部启动程序之后开始播放波形。当数据流停止或者 FIFO 正在运行时,该器件将自动进入一个无爆音关断程序。

DRV2667 器件还包含波形存储器,用于以最小的延迟保存并读取波形,同时包含一个高级波形合成器,用于以最少的存储空间构建复杂触觉波形。这就提供了一个硬件加速方式,从而减轻了处理器的触觉生成工作并大大减少了触觉接口上的总线流量。


升压电压通过两个外部电阻进行设置,升压电流限制可通过 R<sub>EXT</sub> 电阻进行编程。2ms 的典型启动时间使得 DRV2667 成为实现快速触觉响应压电式驱动器的理想 选择。该器件具有热过载保护功能,可在过驱动时免遭损坏。

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸(最大值)
DRV2667	QFN (20)	4.00mm × 4.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 简化原理图





$\neg$	
אגיוד	

	d+ td		7.4 Decise Francisco I Made	40
1	特性 1		7.4 Device Functional Modes	
2	应用 1		7.5 Programming	
3	说明 1		7.6 Register Map	24
4	修订历史记录 2	8	Application and Implementation	<mark>29</mark>
5	Pin Configuration and Functions		8.1 Application Information	29
6	Specifications4		8.2 Typical Application	30
U	6.1 Absolute Maximum Ratings		8.3 Initialization Setup	32
	6.2 ESD Ratings	9	Power Supply Recommendations	36
	6.3 Recommended Operating Conditions	10	Layout	37
	6.4 Thermal Information		10.1 Layout Guidelines	
	6.5 Electrical Characteristics		10.2 Layout Example	37
	6.6 Timing Requirements	11	器件和文档支持	38
	6.7 Switching Characteristics		11.1 接收文档更新通知	38
	6.8 Typical Characteristics		11.2 社区资源	38
7	Detailed Description		11.3 商标	38
-	7.1 Overview		11.4 静电放电警告	38
	7.2 Functional Block Diagram		11.5 术语表	38
	7.3 Feature Description	12	机械、封装和可订购信息	38
	,			


# 4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

changes from Revision C (December 2017) to Revision D	Page
Changed the first sentence of the second paragraph in the FIFO Mode section	13
Changes from Revision B (September 2015) to Revision C	Page
Changed Bit 6-3 in Address: 0x01	25
Changed 3.3 μF to 22 μF To: 3.3 μH to 22 μH in the <i>Inductor Selection</i> section	31
己添加 ESD 额定值表,特性 说明 部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文	Page
档支持部分以及机械、封装和可订购信息部分	
Added Exception description to Brownout Protection section	13
Changes from Original (March 2013) to Revision A	Page
已更改 产品文件夹中的单页数据表至完整数据表	1



# 5 Pin Configuration and Functions





#### **Pin Functions**

F	PIN	TYPE	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
PUMP	1	Р	Internal charge pump voltage	
VDD	2	Р	3- to 5.5-V supply input. A 1 μF-capacitor is required.	
FB	3	I	Boost feedback	
GND	4, 5, 6	Р	upply ground ternal boost switch pin	
SW	7, 8	Р	Internal boost switch pin	
NC	9	_	No connect	
BST	10, 11	Р	Boost output voltage. A 0.1-µF capacitor is required.	
PVDD	12	Р	High-voltage amplifier input voltage	
OUT+	13	0	Positive haptic driver differential output	
OUT-	14	0	Negative haptic driver differential output	
REXT	15	I	Sets boost current limit. Resistor to ground.	
IN-	16	I	Negative analog input	
IN+	17	I	Positive analog input	
SCL	18	I	I <sup>2</sup> C clock	
SDA	19	I/O	I <sup>2</sup> C data	
REG	20	0	1.8-V regulator output. A 0.1-µF capacitor is required.	



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply Voltage, V <sub>DD</sub>		-0.3	6	V
Input voltage, V <sub>I</sub>	SDA, SCL, IN+, IN-, FB	-0.3	$V_{DD} + 0.3$	V
Boost voltage	BST, SW, OUT+, OUT-, PVDD	-0.3	120	V
Operating free-air temperature	e, T <sub>A</sub>	-40	70	°C
Operating junction temperatur	e, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	85	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	
V <sub>(ESI</sub>	D) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MA	ΑX	UNIT
$V_{DD}$	Supply voltage		3	5	5.5	V
$V_{BST}$	Boost voltage		15	1	05	V
$V_{IN}$	Differential input voltage			1.8		V
		V <sub>BST</sub> = 105 V, Frequency = 500 Hz, V <sub>OUT</sub> = 200 V <sub>PP</sub>			50	
	Load capacitance	V <sub>BST</sub> = 105 V, Frequency = 300 Hz, V <sub>OUT</sub> = 200 V <sub>PP</sub>		1	00	
		$V_{BST}$ = 80 V, Frequency = 300 Hz, $V_{OUT}$ = 150 $V_{PP}$		1	50	
$C_L$		V <sub>BST</sub> = 55 V, Frequency = 300 Hz, V <sub>OUT</sub> = 100 V <sub>PP</sub>		3	30	nF
		$V_{BST}$ = 30 V, Frequency = 300 Hz, $V_{OUT}$ = 50 $V_{PP}$		6	80	
	V <sub>BST</sub> = 25 V, Freque	V <sub>BST</sub> = 25 V, Frequency = 300 Hz, V <sub>OUT</sub> = 40 V <sub>PP</sub>		10	00	
		$V_{BST}$ = 15 V, Frequency = 300 Hz, $V_{OUT}$ = 20 $V_{PP}$		30	00	
$R_{EXT}$	Current limit control resistor		6		35	$k\Omega$
L	Inductance for boost converte	er	3.3	·		μΗ

# 6.4 Thermal Information

		DRV2667	
	THERMAL METRIC <sup>(1)</sup>	RGP (QFN)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	30.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.1	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	2.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# 6.5 Electrical Characteristics

 $T_A = 25$  °C,  $V_{DD} = 3.6$  V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>REG</sub>	Voltage at the REG pin			1.6	1.75	1.9	V	
I <sub>IL</sub>	Digital low-level input cu	rrent	SDA, SCL V <sub>DD</sub> = 3.6 V, V <sub>I</sub> = 0 V			1	μA	
Ін	Digital high-level input c	urrent	SDA, SCL $V_{DD} = 3.6 \text{ V}, V_{I} = V_{DD}$			1	uA	
V <sub>IL</sub>	Digital low-level input vo	ltage	SDA, SCL V <sub>DD</sub> = 3.6 V			0.5	V	
V <sub>IH</sub>	Digital high-level input v	Digital mode	SDA, SCL V <sub>DD</sub> = 3.6 V	1.4			V	
V <sub>OL</sub>	Digital low-level output v	voltage	SDA 3-mA sink current			0.4	V	
SD	Shutdown current		V <sub>DD</sub> = 3.6 V, STANDBY = 1		10		μΑ	
		Digital mode	V <sub>DD</sub> = 3.6 V, STANDBY = 0		130	175	μΑ	
I <sub>Q</sub>			V <sub>DD</sub> = 3.6 V, analog input mode, V <sub>BST</sub> = 105 V		24			
	Quiescent current	Analog mode	$V_{DD}$ = 3.6 V, analog input mode, $V_{BST}$ = 80 V		13		mA	
		Analog mode	$V_{DD}$ = 3.6 V, analog input mode, $V_{BST}$ = 50 V		9		ША	
			$V_{DD}$ = 3.6 V, analog input mode, $V_{BST}$ = 30 V		5			
₹ <sub>IN</sub>	Input impedance		IN+, IN-; All gains		100		kΩ	
			GAIN[1:0] = 00	49	50	51		
,	Full-scale output voltage (digital mode)		GAIN[1:0] = 01	98	100	102	V <sub>PP</sub>	
V <sub>OUT(FS)</sub>	Full-scale output voltage	(digital mode)	GAIN[1:0] = 10	147	150	153	VPP	
		tage (digital mode)	GAIN[1:0] = 01	196	200	204		
V <sub>OUT(OS)</sub>	Output offset		All gains	-0.25		0.25	V	
			GAIN[1:0] = 00, V <sub>OUT</sub> = 50 V <sub>PP</sub> , no load		20			
D\A/	Amplifior bandwidth		GAIN[1:0] = 01, $V_{OUT} = 100 V_{PP}$ , no load	10			kHz	
ЗW	Amplifier bandwidth		GAIN[1:0] = 10, V <sub>OUT</sub> = 150 V <sub>PP</sub> , no load		7.5			
			GAIN[1:0] = 11, $V_{OUT} = 200 V_{PP}$ , no load		5			
			$C_L = 220 \text{ nF, f} = 200 \text{ Hz, V}_{BST} = 30 \text{ V,}$ $GAIN[1:0] = 00, V_{OUT} = 50 V_{PP}$		69			
			$C_L = 680 \text{ nF, f} = 150 \text{ Hz, V}_{BST} = 30 \text{ V,}$ $GAIN[1:0] = 00, V_{OUT} = 50 V_{PP}$		75		0	
DAT AND	Average battery current	during operation	$C_L = 680 \text{ nF, } f = 300 \text{ Hz, } V_{BST} = 30 \text{ V,}$ $GAIN[1:0] = 00, V_{OUT} = 50 V_{PP}$		115			
BAT, AVG	Average battery current	ading operation	$C_L = 22 \text{ nF, f} = 200 \text{ Hz, V}_{BST} = 80 \text{ V,}$ $GAIN[1:0] = 10, V_{OUT} = 150 V_{PP}$		67		mA	
			$C_L = 47 \text{ nF}, f = 150 \text{ Hz}, V_{BST} = 105 \text{ V},$ $GAIN[1:0] = 11, V_{OUT} = 200 \text{ V}_{PP}$		210			
			$C_L = 47 \text{ nF}, f = 300 \text{ Hz}, V_{BST} = 105 \text{ V},$ $GAIN[1:0] = 11, V_{OUT} = 200 \text{ V}_{PP}$		400			
ΓHD+N	Total harmonic distortion	n plus noise	f = 300 Hz, V <sub>OUT</sub> = 200 V <sub>PP</sub>		1%			
S	Output sample rate		Digital playback engine sample rate	7.8	8	8.05	kHz	



# 6.6 Timing Requirements

 $T_A$  = 25 °C,  $V_{DD}$  = 3.6 V (unless otherwise noted). For timing diagrams, see Figure 1 and Figure 2.

		MIN	NOM	MAX	UNIT
$f_{SCL}$	Frequency at the SCL pin with no wait states			400	kHz
t <sub>w(H)</sub>	Pulse duration, SCL high	0.6			μs
t <sub>w(L)</sub>	Pulse duration, SCL low	1.3			μs
t <sub>su(1)</sub>	Setup time, SDA to SCL	100			ns
t <sub>h(1)</sub>	Hold time, SCL to SDA	10			ns
t <sub>BUF</sub>	Bus free time between stop and start condition	1.3			μs
t <sub>su(2)</sub>	Setup time, SCL to start condition	0.6			μs
t <sub>h(2)</sub>	Hold time, start condition to SCL	0.6			μs
t <sub>su(3)</sub>	Setup time, SCL to stop condition	0.6			μs

# 6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>start</sub>	Start-up time	Time from I <sup>2</sup> C write until boost and amplifier are fully enabled		2		ms




Figure 1. SCL and SDA Timing





Figure 2. Timing for Start and Stop Conditions




# 6.8 Typical Characteristics



# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**






Figure 10. Typical Waveform




Figure 11. Total Harmonic Distortion + Noise vs Output Voltage




Figure 12. Typical Waveform - Differential




Figure 13. Total Harmonic Distortion + Noise vs Output Voltage





Figure 14. I<sub>LIM</sub> vs R<sub>(EXT)</sub>



# **Typical Characteristics (continued)**








Figure 15. Example Waveform - Envelope Up









Figure 17. Example Waveform – Envelope Down

Figure 18. Example Waveform – Frequency






Figure 19. Example Waveform - Envelope Up and Down

Figure 20. Example Waveform - Pinball Effect



# 7 Detailed Description

#### 7.1 Overview


The DRV2667 device is a piezo haptic driver with integrated boost switch, integrated power diode, integrated fully-differential amplifier, and integrated digital front end. This versatile device is capable of driving both high-voltage and low-voltage piezo haptic actuators. The input signal can be driven over the I<sup>2</sup>C port or the analog inputs.

The digital interface of the DRV2667 device is available through an I<sup>2</sup>C compatible bus. A digital interface relieves the costly processor burden of PWM generation or additional analog channel requirements in the host system. Any writes to the internal FIFO automatically wakes up the device and begin playing the waveform after the 2 ms internal startup procedure. When the data flow stops or the FIFO under runs, the device automatically enters a pop-less shutdown procedure.

The DRV2667 device also includes waveform memory to store and recall waveforms with minimal latency as well as an advanced waveform synthesizer to construct complex haptic waveforms with minimal memory usage. This provide a means of hardware acceleration, relieving the host processor of haptic generation duties as well as minimizing bus traffic over the haptic interface.

The boost voltage is set using two external resistors, and the boost current limit is programmable through the  $R_{\text{EXT}}$  resistor. A typical start-up time of 2 ms makes the DRV2667 an ideal piezo driver for fast haptic responses. Thermal overload protection prevents the device from being damaged when overdriven.

# 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Support for Haptic Piezo Actuators

The DRV2667 device supports haptic piezo actuators of up to 200 V<sub>PP</sub>.



### **Feature Description (continued)**

#### 7.3.2 Flexible Front End Interface

The DRV2667 device supports multiple approaches to launch and control haptic effects, that are detailed in *Device Functional Modes*.




Figure 21. Front-End Interface

#### 7.3.3 Ramp Down Behavior

If the user leaves the state of the DAC at any level other than mid-scale (0x00), the DAC automatically ramps down at a safe rate after the timeout period has expired. If the DRV2667 device is properly programmed, the ramp down sequence will never be used. This is a failsafe for any unavoidable interruptions to the playback process. Any writes to the FIFO during the ramp down period are discarded.

#### 7.3.4 Low Latency Startup

The DRV2667 device features a fast startup time, that is essential for achieving low latency in haptic applications. When the STANDBY bit is transitioned from high to low, the device is ready for operation. The device logic automatically controls the internal boost converter and amplifier enable signals. The boost converter and amplifier are enabled only when needed and otherwise remain in a lower power idle state. When the device received a data byte through the FIFO interface, or the GO bit is asserted (in Direct Playback from RAM or Waveform Synthesis Playback modes), the boost converter and amplifier wake up and the internal logic sends the first sample through the internal DAC after the wake-up is completed. In the system application, the entire system latency must be kept to less than 30 ms total to be imperceptible to the end user. At a 2-ms wake-up time, the device is a small percentage of the total system latency.

If the EN\_OVERRIDE bit is set, the device immediately enters the startup procedure and the boost converter and amplifier remain enabled, bypassing the internal controls. Subsequent transactions occur immediately with no wake-up overhead, but the boost converter and amplifier draw a quiescent current until the EN\_OVERRIDE bit is cleared by the user.

#### 7.3.5 Low Power Standby Mode

The DRV2667 device has a low-power standby mode through the I<sup>2</sup>C interface that puts the device in its lowest power state. This mode is entered when the standby bit (STANDBY) is set from low to high. When the STANDBY bit is set high, no other mode of operation is enabled. When the STANDBY bit transitions from high to low, the device is readied for operation and may receive data.

#### 7.3.6 Device Reset

The DRV2667 device has software-based reset functionality. When the DEV\_RST bit is set, the device immediately stops any transaction in process, resets all of its internal registers to the default values, and enters standby mode.



### **Feature Description (continued)**

#### 7.3.7 Amplifier Gain

The amplifier gain determines the gain from IN+/IN- to OUT+/OUT- when using the analog playback mode. For digital playback, the gain is optimized for achieving approximately 50  $V_{PP}$ , 100  $V_{PP}$ , 150  $V_{PP}$ , 200  $V_{PP}$  without clipping. Note that clipping of the amplifier occurs if the expected peak voltage is greater than the boost converter output voltage (VBST)

The DRV2667 device gain is programmable according to Table 1.

**Table 1. Amplifier Gain Table** 

GAIN[1]	GAIN[0]	FULL SCALE PEAK VOLTAGE (V)	GAIN (dB) ANALOG MODE
0	0	25	28.8
0	1	50	34.8
1	0	75	38.4
1	1	100	40.7

### 7.3.8 Adjustable Boost Voltage

The output voltage of the integrated boost converter may be adjusted by a resistive feedback divider between the boost output voltage (VBST) and the feedback pin (FB). The boost voltage must be programmed to a value greater than the maximum peak signal voltage that the user expects to create with the device amplifier. Lower boost voltages achieve better system efficiency when lower amplitude signals are applied, thus the user must take care not to use a higher boost voltage than necessary. The maximum allowed boost voltage is 105 V.

#### 7.3.9 Adjustable Current Limit

The current limit of the boost switch can be adjusted through a resistor to ground placed on the REXT pin. To avoid damage to both the inductor and the DRV2667 device, the programmed current limit must be less than the rated saturation limit of the inductor selected by the user. If the combination of the programmed limit and inductor saturation is not high enough, then the output current of the boost converter will not be high enough to regulate the boost output voltage under heavy load conditions. This then causes the boosted rail to sag, possibly causing distortion of the output waveform.

### 7.3.10 Internal Charge Pump

The DRV2667 device has an integrated charge pump to provide adequate gate drive for internal nodes. The output of this charge pump is placed on the PUMP pin. An X5R or X7R storage capacitor of 0.1  $\mu$ F with a voltage rating of 10 V or greater must be placed at this pin.

#### 7.3.11 Device Protection

#### 7.3.11.1 Thermal Protection

The DRV2667 device contains an internal temperature sensor that shuts down both the boost converter and the high-voltage amplifier when the temperature threshold is exceeded. When the device temperature falls below the threshold, the device will restart operation automatically. Continuous operation of the device is not recommended. Most haptic use models only operate the device in short bursts. The thermal shutdown function protects the device from damage when overdriven, but usage models which drive the device into thermal shutdown must always be avoided.

#### 7.3.11.2 Overcurrent Protection

If the load demands more current than what the DRV2667 device can supply, the device automatically clamps the output voltage to avoid damage.



#### 7.3.11.3 Brownout Protection

The DRV2667 device has on-chip brownout protection. When activated, a reset signal is issued that returns the DRV2667 device to the initial default state. If the voltage regulator  $V_{REG}$  goes below the brownout protection threshold ( $V_{BOT}$ ) the DRV2667 device automatically shuts down. When  $V_{REG}$  returns to the typical output voltage (1.75 V), the DRV2667 device returns to the initial device state. The brownout protection threshold,  $V_{BOT}$ , is typically at 0.84 V.

There is one exception to this behavior. The brownout circuit is designed to tolerate fast brownout conditions as shown by Case 1 in Figure 22. If the  $V_{DD}$  ramp-up rate is slower than 3.6 kV/s, then the device can fall into an unknown state. In such a situation, to return to the initial default state the device must be power-cycled with a  $V_{DD}$  ramp-up rate that is faster than 3.6 kV/s.




Figure 22. Brownout Behavior

### 7.4 Device Functional Modes

### 7.4.1 FIFO Mode

The DRV2667 device includes a 100-byte FIFO for real-time haptic waveform playback. The FIFO mode accepts 8-bit digital haptic waveform data over an I<sup>2</sup>C compatible bus and writes it into an on-chip FIFO. The data is read out of the FIFO automatically at an 8-kHz sampling rate and fed into a digital-to-analog converter (DAC). The DAC then drives the high-voltage amplifier. This mode is utilized when the user writes directly to the I<sup>2</sup>C FIFO entry address (0x0B). When the first data byte is written to the FIFO, the device goes through the proper start-up sequence and begins outputting the waveform automatically. An internal timing sequence waits approximately 2 ms before the first data is sent through the DAC and output by the device. It is important that the data values start and end at or near the mid-scale code (0x00) to avoid large steps at the beginning and end of the waveform. When the FIFO is empty, the device waits for the timeout period (see *Waveform Timeout*), and then enters into an idle state.

Because the speed of the serial interface could be faster than the read-out rate of the FIFO, the device issues a "not acknowledge" or "NAK" if the FIFO is full during a FIFO write transaction. If at any time the FIFO becomes completely full, the FIFO\_FULL bit is set. When in this condition, the FIFO cannot accept more data without overwriting previous data that has not yet been played. If this occurs, the user must wait until data has had a chance to empty from the FIFO before sending more data. The data must be re-sent starting at the byte that received a NAK.

Any multi-byte I<sup>2</sup>C write to the FIFO register is treated as a continuous write to the FIFO. Multi-byte writes are preferred for optimum performance. The FIFO interprets the incoming data as twos complement. This means the maximum full-scale code is 0x7F, the maximum negative voltage is 0x80, and the mid-scale is 0x00.



### **Device Functional Modes (continued)**

#### 7.4.1.1 Waveform Timeout

The DRV2667 device has a timeout period after the FIFO has emptied. This timeout period allows the user time to send a subsequent waveform before the device logic puts the device into idle mode, that then allows the host processor time to cue up an adjoining waveform from memory. After the timeout expires, the DRV2667 device must re-enter the 2 ms startup sequence before the next waveform plays. The timeout period is register-selectable to be 5, 10, 15 or 20 ms.

#### 7.4.2 Direct Playback from RAM Mode

The Direct Playback from RAM mode makes use of the on-chip 2 kB of RAM for internal waveform storage. This mode allows for immediate, low-latency recall of arbitrary haptic waveforms with very little intervention from the host processor. Haptic waveforms, be they simple or complex, may be stored in this memory at opportune times when immediate processor response is not critical. Examples of this are when the end-user product is being powered up and initialized or when an application is being launched.

The waveforms are stored as 8-bit twos-complement, Nyquist-rate data points, and are played from RAM at an 8-kHz data rate. Up to 250 ms of total waveform playback time may be stored in the Direct Playback From RAM mode format in the 2-kB memory. The waveform sizes are completely customizable, so many small waveforms may be stored or fewer long ones. The sum of the waveform lengths must not be greater than the 2-kB RAM size.

# 7.4.3 Waveform Synthesis Playback Mode

The Waveform Synthesis Playback mode is a very powerful and an efficient way of utilizing the on-chip RAM while retaining all of the low-latency and low-processor overhead benefits of the Direct Playback From RAM mode. In this mode, the actual playback data is not explicitly stored, it is synthesized based on simple sinusoidal waveform "chunks". Each sinusoidal chunk consists of the following bytes:

- Amplitude
- Frequency
- · Number of Cycles (Duration)
- Envelope

Using this method, multiple chunks may be cascaded together to form a wide variety of haptic effects. In addition to programming frequency, amplitude and duration bytes, the envelope byte allows individual amplitude ramps of various rates to be applied to the beginning and end of each chunk. The Waveform Synthesis Playback mode equips the user with powerful tools to store a virtually infinite tapestry of effects in device memory.

#### 7.4.4 Waveform Sequencer

For the Direct Playback from RAM and the Waveform Synthesis Playback modes, waveform identifiers are stored sequentially into a waveform header at the beginning of the waveform memory. Each waveform may be called out from memory during playback by its individual waveform identifier using the waveform sequencer. The waveform sequencer allows the user to cascade up to eight waveforms together, that can be played either as a direct waveform or a synthesized waveform using the Direct Playback from RAM and Waveform Synthesis Playback methods. When the waveform memory and the waveform sequencer are populated, this powerful feature allows the host processor to fire a chain of up to eight cascaded effects with a single I<sup>2</sup>C register write.

#### 7.4.5 Analog Playback Mode

In analog playback mode the signal in the IN+/IN- inputs is amplified and played through the high-voltage amplifier. When the INPUT\_MUX bit is set, the DRV2667 device switches the analog inputs (IN+/IN-) to the high-voltage amplifier. While in the analog mode, the gain is still register-selectable. Also, the high-voltage amplifier enable is controlled directly through the EN\_OVERRIDE bit, so the EN\_OVERRIDE bit must be set for the boost and amplifier to be active.



### **Device Functional Modes (continued)**

#### 7.4.6 Low Voltage Operation Mode

The lowest gain setting is optimized for 50  $V_{PP}$  with a boost voltage of 30 V. Some applications may not need 50  $V_{PP}$ , so the user may elect to program the boost converter as low as 15 V to improve efficiency. When using boost voltages lower than 30 V, consider the following: First, to reduce boost ripple to an acceptable level, a 50-V rater, 0.22- $\mu$ F boost capacitor is recommended. Second, the maximum code range of the digital interface is limited. For example, the user may elect to program the boost voltage to 25 V, and plan for a maximum drive signal of 40  $V_{PP}$  at the actuator. Any digital code given to the FIFO that is greater than 20  $V_{P}$  / 25  $V_{P}$  x 127 =  $\pm$ 102 may induce clipping, so the user must only send digital codes between –102 and 102. Use of codes outside this range, for this example, may clip or drive the actuator beyond its rating.

### 7.5 Programming

### 7.5.1 Programming the Boost Voltage

The boost output voltage is programmed through two external resistors as shown in Figure 23. The boost output voltage is given by Equation 1.




Figure 23. FB Network

$$V_{(BST)} = V_{(FB)} \cdot \left(1 + \frac{R_1}{R_2}\right)$$

where

• 
$$V_{(FB)} = 1.32 \text{ V}$$

 $V_{(BST)}$  must be programmed to a value of 5.0 V greater than the largest peak voltage expected in the system to allow adequate amplifier headroom. Because the programming range for the boost voltage extends to 105 V, the leakage current through the resistor divider can become significant. It is recommended that the sum of the resistances  $R_1+R_2$  be greater than 400 k $\Omega$ . When resistor values greater than 1 M $\Omega$  are used, PCB contamination may cause boost voltage inaccuracy. Exercise caution when soldering large resistances, and clean the area when finished for best results. Table 2 shows examples on how to configure the device for different output voltages.

Table 2. Boost Voltage Table

R <sub>1</sub>	R <sub>2</sub>	GAIN[1:0]	V <sub>(BST)</sub>	FULL SCALE PEAK VOLTAGE (V)
402 kΩ	18.2 kΩ	00	30	25
392 kΩ	9.76 kΩ	01	55	50
768 kΩ	13 kΩ	10	80	75
768 kΩ	9.76 kΩ	11	105	100

### 7.5.2 Programming the Boost Current Limit

The peak current drawn from the supply through the inductor is set solely by the  $R_{(EXT)}$  resistor. This peak current limit is independent of the inductance value chosen, but the inductor must be capable of handling this programmed limit. The relationship of  $R_{(EXT)}$  and  $I_{LIM}$  is approximated by Equation 2.



$$R_{(EXT)} = \left(K \cdot \frac{V_{REF}}{I_{LIM}}\right) - R_{INT}$$

where

- K = 10500. . and
- V<sub>REF</sub> = 1.35 V
- $R_{INT} = 60 \Omega$
- I<sub>LIM</sub> is the desired peak current limit through the inductor.

### (2)

### 7.5.3 Programming the RAM

#### 7.5.3.1 Accessing the RAM

To maintain compatibility with the majority of standard I<sup>2</sup>C controllers, the DRV2667 device uses 8-bit addressing. To access 2 kB of RAM, a paging system is employed. The page register is located at address 0xFF. There are 8 memory pages that make up the 2048 bytes with 256 bytes on each page. Note that page 0 is reserved for register control space, as shown in Figure 24.




Figure 24. Page Structure

Because the device addresses are only 8-bits, a special exception exists to distinguish whether the user is trying to write the page register at address 0xFF or the memory location at 0xPFF, where P represents the page number. In order to access the page register, the programmer must use a Single-Byte I<sup>2</sup>C protocol to perform a single-byte write to memory location 0xFF (see *Single-Byte Write*). To access the memory location in RAM at register 0xFF, the user must use the Incremental Multiple-Byte protocol (see *Multiple-Byte Write*), and the beginning address must be less than 0xFF.

The page register automatically increments for multiple-byte writes that cross the page boundaries, as a convenience for filling memory across multiple pages. Multiple-byte reads across page boundaries are not supported. All memory is retained in the device until the device power is cycled.

### 7.5.3.2 RAM Format

The RAM is structured into 3 main blocks as shown in Figure 25:

- Header size block; 1 byte
- Header block; N x 5 bytes, where N is the number of effects stored
- Waveform data block



Memory location




Figure 25. RAM Structure

The first byte of the RAM (at memory location 0x00 on Page 1) must contain the header size. The header size refers to the last byte in the header, so the value stored must be  $N \times 5 + 1$ , as shown in Figure 25.

The header block describes the location of the waveform data content. The structure of the header consists of 5-byte blocks containing the following information (see Figure 26):

- Start address, upper byte
- · Start address, lower byte
- Stop address, upper byte
- Stop address, lower byte
- Repeat count




Figure 26. Header Format

Because more than 8-bits are required to address the 2 kB of memory, each start and stop address consists of two bytes. The start address contains the location of the first byte in the waveform and the stop byte contains the locations of the last byte in the waveform. Within the address byte, the upper byte contains the page address, and the lower byte refers to the specified address within the page (see Figure 27). The upper byte interprets a 0 as Page 1, and a 7 as Page 8 because the waveform processing engine cannot access the control space in Page 0.




Figure 27. Header Address Byte Format

The repeat count byte contains the number of times this waveform identifier (which starts at the start address and ends at the stop address) is to be repeated when it is called during playback. A 0 in this byte is interpreted as an infinite loop and the waveform is played indefinitely until the GO bit is cleared by the user. Otherwise, the repeat count is simply the number of times that the waveform is repeated.

The waveform data can be interpreted in two ways:

- · Direct Playback from RAM mode
- Waveform Synthesis Playback mode

Note that both modes can be stored in the RAM, and the device interprets the waveform data according to the mode specified. To signal the device which mode is desired, the MSB of the start address, upper byte is used (see Figure 27). A 0 indicates Direct Playback from RAM Mode, and a 1 indicates a Waveform Synthesis Playback Mode.

The Direct Playback from RAM mode requires no special handling: the waveform starts at the start-address location and plays each sub-sequent byte at the Nyquist-rate. The data is stored in twos complement, where 0xFF is interpreted as full-scale, 0x00 is no signal, and 0x80 is negative full-scale. The waveform is played at an 8-kHz data rate.

The Waveform Synthesis Playback Mode stores data in sinusoidal chunks, where each chunk consists of four bytes as shown in Figure 28:

- Amplitude
- Frequency
- Number of Cycles (Duration)
- Envelope






Figure 28. Waveform Synthesizer Format

The interpretation of each of these four bytes is outlined in Table 3.

**Table 3. Waveform Chunk Bytes for Synthesizer** 

BYTE	NAME	DESCRIPTION
4	Amplitude	The amplitude byte refers to the magnitude of the synthesized sinusoid. 0xFF produces a full-scale sinusoid, 0x80 produces a half-scale sinusoid, and 0x00 does not produce any signal. An amplitude of 0x00 can be useful for producing timed waits or delays within the effect.
'	Amplitude	To calculate the absolute peak voltage, use the following equation, where <i>amplitude</i> is a single-byte integer:
		Peak voltage = amplitude / 255 x full-scale peak voltage
2	Frequency	The frequency byte adjusts the frequency of the synthesized sinusoid. The minimum frequency is 7.8125 Hz. A value of zero is not allowed. The sinusoidal frequency is determined with the following equation, where <i>frequency</i> is a single-byte integer:
		Sinusoid frequency (Hz) = 7.8125 x frequency
Number of Cycles (Duration)  duration of a coherent sinusoid is by the waveform chunk will always beg The actual duration in time given by		The number of sinusoidal cycles to be played by the synthesizer. A convenient way to specify the duration of a coherent sinusoid is by inputting the number of cycles. This method ensures that the waveform chunk will always begin and end at zero amplitude, thus avoiding discontinuities. The actual duration in time given by this value may be calculated through the following equation, where # of cycles and frequency are both single-byte integers.
		Duration (ms) = 1000 x # of cycles / (7.8125 x frequency)



Table 3. Waveform Chunk Bytes for Synthesizer (continued)

BYTE	NAME	DESCRIPTION							
		at the beginning of the synthesized sinusor rate at the end of the synthesized sinusor in the duration parameter of the waveform parameter of the waveform. As such, if a than the duration time as programmed in	obles. The upper nibble, bits [7:4], sets the ramp-up rate soid, and the lower nibble, bits [3:0], sets the ramp-down bid. The user must note that the ramp-up time is included m, and the ramp-down time is appended to the duration a ramp-up time is used, the ramp-up time must be less a byte 3. Also note that the <i>Total Ramp Time</i> is for a = 0xFF). Ramps to a fraction of full-scale have the same						
		Nibble Value	Total Ramp Time						
		0	No Envelope						
		1	32 ms						
		2	64 ms						
		3	96 ms						
4	Envelope	4	128 ms						
		5	160 ms						
		6	192 ms						
		7	224 ms						
		8	256 ms						
		9	512 ms						
		10	768 ms						
		11	1024 ms						
		12	1280 ms						
		13	1536 ms						
		14	1792 ms						
		15	2048 ms						

#### 7.5.3.2.1 Programming the Waveform Sequencer

To play the effects stored in memory, the effects must be loaded into the waveform sequencer. The effects can then be launched by the use of the GO bit.

The waveform sequencer queues up to eight waveform identifiers for playback. A waveform identifier is an integer value referring to the index position of a waveform in the Header Block (see Figure 26). Upon assertion of the GO bit, playback begins at register 0x03. When playback of that waveform ends, the waveform sequencer plays the next waveform identifier in register 0x04 if the identifier stored in register 0x04 is non-zero. Th waveform sequencer continues in this way until the sequencer reaches an identifier value of zero or until all eight identifiers are played as shown in Figure 29.




Figure 29. Waveform Sequencer



#### 7.5.4 I<sup>2</sup>C Interface

## 7.5.4.1 General PC Operation

The I<sup>2</sup>C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. The bus transfers data serially, one bit at a time. The 8-bit address and data bytes are transferred with the most-significant bit (MSB) first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data pin (SDA) while the clock is at logic high to indicate start and stop conditions. A high-to-low transition on the SDA signal indicates a start, and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period. Figure 30 shows a typical sequence. The master device generates the 7-bit slave address and the read-write (R/W) bit to start communication with a slave device. The master device then waits for an acknowledge condition. The slave device holds the SDA signal low during the acknowledge clock period to indicate acknowledgment. When this acknowledgment occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus a R/W bit (1 byte). All compatible devices share the same signals through a bidirectional bus using a wired-AND connection.

The number of bytes that can be transmitted between start and stop conditions is not limited. When the last word transfers, the master generates a stop condition to release the bus. Figure 30 shows a generic data-transfer sequence.

Use external pullup resistors for the SDA and SCL signals to set the logic-high level for the bus. Pullup resistors with values between 660  $\Omega$  and 4.7 k $\Omega$  are recommended. Do not allow the SDA and SCL voltages to exceed the DRV2667 supply voltage,  $V_{DD}$ .

The DRV2667 device operates as an  $I^2$ C-slave with 1.8-V logic thresholds, but can operate up to the  $V_{DD}$  voltage.

#### NOTE

The slave address for the device is 0x59 (7-bit), or 1011001 in binary, which is equivalent to 0xB2 (8-bit) for writing and 0xB3 (8-bit) for reading.




Figure 30. Typical I<sup>2</sup>C Sequence

#### 7.5.4.2 Single-Byte and Multiple-Byte Transfers

The serial control interface supports both single-byte and multiple-byte read-write operations for all registers.

During multi-byte transactions, the register address provided serves as the starting address. Subsequent data transfers automatically increment the register address accessed until a stop condition is reached.

#### 7.5.4.3 Single-Byte Write

As shown in Figure 31, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read-write bit. The read-write bit determines the direction of the data transfer. For a write-data transfer, the read-write bit must be set to 0. After receiving the correct I<sup>2</sup>C device address and the read-write bit, the DRV2667 device responds with an acknowledge bit. Next, the master transmits the register byte corresponding to the DRV2667 internal-memory address that is accessed. After receiving the register byte, the device responds again with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.






Figure 31. Single-Byte Write Transfer

### 7.5.4.4 Multiple-Byte Write and Incremental Multiple-Byte Write

A multiple-byte data write transfer is identical to a single-byte data write transfer except that multiple data bytes are transmitted by the master device to the DRV2667 device. After receiving each data byte, the device responds with an acknowledge bit as shown in Figure 32.




Figure 32. Multiple-Byte Write Transfer

#### 7.5.4.5 Single-Byte Read

Figure 33 shows that a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read-write bit. For the data-read transfer, both a write followed by a read actually occur. Initially, a write occurs to transfer the address byte of the internal memory address to be read. As a result, the read-write bit is set to 0.

After receiving the DRV2667 address and the read-write bit, the DRV2667 device responds with an acknowledge bit. The master then sends the internal memory address byte, after which the device issues an acknowledge bit. The master device transmits another start condition followed by the DRV2667 address and the read-write bit again. This time, the read-write bit is set to 1, indicating a read transfer. Next, the DRV2667 device transmits the data byte from the memory address that is read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data read transfer. See the note in the *General &C Operation* section for the device address.




Figure 33. Single-Byte Read Transfer



### 7.5.4.6 Multiple-Byte Read

A multiple-byte data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the DRV2667 device to the master device as shown in Figure 34. With the exception of the last data byte, the master device responds with an acknowledge bit after receiving each data byte.



Figure 34. Multiple-Byte Read Transfer



# 7.6 Register Map

# Table 4. Register Map Overview

REG NO.	DEFAULT	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
0x00	0x02			Reserved			ILLEGAL_ADDR	FIFO_EMPTY	FIFO_FULL		
0x01	0x38	Reserved		CHIP	ID[3:0]		INPUT_MUX	GAIN	V[1:0]		
0x02	0x40	DEV_RST	STANDBY	Rese	erved	TIMEO	UT[1:0]	EN_OVERRIDE	GO		
0x03	0x00				WAVFO	RM0[7:0]					
0x04	0x00				WAVFO	RM1[7:0]					
0x05	0x00		WAVFORM2[7:0]								
0x06	0x00				WAVFO	RM3[7:0]					
0x07	0x00				WAVFO	RM4[7:0]					
0x08	0x00				WAVFO	RM5[7:0]					
0x09	0x00				WAVFO	RM6[7:0]					
0x0A	0x00	WAVFORM7[7:0]									
0x0B	0x00		FIFO[7:0]								
0xFF	0x00		PAGE[7:0]								



# 7.6.1 Address: 0x00

# Figure 35. 0x00

7	6	5	4	3	2	1	0
		Reserved			ILLEGAL_ADDR[ 0]	FIFO_EMPTY[0]	FIFO_FULL[0]
					RO-0	RO-1	RO-0

# Table 5. Address: 0x00

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION			
7-3	Reserved						
2	ILLEGAL_ADDR	RO	0	Indicates that the waveform generator attempted to perform an illegal operation. This usually means that the user entered improper header information in the waveform memory.			
				0 Normal operation			
				1 Illegal address attempted			
1	FIFO_EMPTY	RO	1	Indicates that the internal 100-byte FIFO is empty.			
				0 FIFO is not empty			
				1 FIFO is empty			
0	FIFO_FULL	RO	0	Indicates that the internal 100-byte FIFO is full and cannot accept data until another byte has played through the internal DAC.			
				0 FIFO not full			
				1 FIFO is full			

# 7.6.2 Address: 0x01

# Figure 36. 0x01

7	6	5	4	3	2	1	0
Reserved	CHIPID[3:0]				INPUT_MUX[0]	GAIN	N[1:0]
	RW-0	RW-1	RW-1	RW-1	R/W-0	R/W-0	R/W-0

# Table 6. Address: 0x01

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION			
7	Reserved						
6-3	CHIPID[3:0]	RW	7	Identifies the device.			
				5 DRV2665			
				7 DRV2667			
2	INPUT_MUX	R/W	0	Selects the source to be played.			
				0 Digital input source			
				1 Analog input source			
1-0	GAIN[1:0]	R/W	0	Selects the gain for the amplifier.			
				0 25 V (Digital) - 28.8 dB (Analog)			
				1 50 V (Digital) - 34.8 dB (Analog)			
				2 75 V (Digital) - 38.4 dB (Analog)			
				3 100 V (Digital) - 40.7 dB (Analog)			

# 7.6.3 Address: 0x02

# Figure 37. 0x02

7	6	5	4	3	2	1	0
DEV_RST[0]	STANDBY[0]	Reserved		TIMEO	UT[1:0]	EN_OVERRIDE[0	GO[0]
R/W-0	R/W-1			R/W-0	R/W-0	R/W-0	R/W-0



### Table 7. Address: 0x02

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION			
7	DEV_RST	R/W	0	When asserted, the device will immediately stop any transaction in process, reset all of its internal register to their default values, and enters standby mode.			
				0 Normal operation			
				1 Reset device			
6	STANDBY	R/W	1	Low-power standby			
				Device is active and ready to receive a signal.			
				1 Device is in low-power standby mode			
5-4	Reserved						
3-2	TIMEOUT[1:0]	R/W	0	Time period when the FIFO runs empty and the device goes into idle mode, powering down the boost converter and amplifier.			
				0 5 ms			
				1 10 ms			
				2 15 ms			
				3 20 ms			
1	EN_OVERRIDE	R/W	0	Override bit for the boost converter and amplifier enables.			
				Boost converter and amplifier enables are controlled by device logic.			
				Boost converter and amplifier are enabled indefinitely.			
0	GO	R/W	0	Starts waveform playback, as indicated by the sequence registers 0x03 through 0x0A. This bit remains high during the execution of waveform playback, and self-clears upon completion of playback. The user may optionally clear this bit to cancel waveform playback.			
				0 No waveform playing			
				1 Play (playing) waveform			

# 7.6.4 Address: 0x03

# Figure 38. 0x03

7	6	5	4	3	2	1	0				
	WAVFORM0[7:0]										
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0											

# Table 8. Address: 0x03

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	WAVFORM0[7:0]	R/W	0	When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played.

# 7.6.5 Address: 0x04

# Figure 39. 0x04

7	6	5	4	3	2	1	0			
	WAVFORM1[7:0]									
R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0									

# Table 9. Address: 0x04

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	WAVFORM1[7:0]	R/W	0	When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played.



### 7.6.6 Address: 0x05

# Figure 40. 0x05

7	6	5	4	3	2	1	0			
	WAVFORM2[7:0]									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			

#### Table 10. Address: 0x05

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	WAVFORM2[7:0]	R/W	0	When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played.

# 7.6.7 Address: 0x06

# Figure 41. 0x06

7	6	5	4	3	2	1	0			
	WAVFORM3[7:0]									
R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0									

### Table 11. Address: 0x06

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	WAVFORM3[7:0]	R/W	0	When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played.

### 7.6.8 Address: 0x07

# Figure 42. 0x07

7	6	5	4	3	2	1	0			
	WAVFORM4[7:0]									
R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0									

### Table 12. Address: 0x07

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	WAVFORM4[7:0]	R/W	0	When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played.

## 7.6.9 Address: 0x08

# Figure 43. 0x08

7	6	5	4	3	2	1	0			
	WAVFORM5[7:0]									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			

# Table 13. Address: 0x08

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	WAVFORM5[7:0]	R/W	0	When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played.



### 7.6.10 Address: 0x09

# Figure 44. 0x09

7	6	5	4	3	2	1	0			
	WAVFORM6[7:0]									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			

#### Table 14. Address: 0x09

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	WAVFORM6[7:0]	R/W	0	When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played.

# 7.6.11 Address: 0x0A

# Figure 45. 0x0A

7	6	5	4	3	2	1	0
	WAVFORM7[7:0]						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

### Table 15. Address: 0x0A

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	WAVFORM7[7:0]	R/W	0	When the GO bit is asserted, the waveform processing engine will go to register address 0x03 and play the waveform ID that is indicated there. After completion of that waveform, the engine proceeds to register address 0x04 to play that waveform ID. If the ID value is zero, the playback process terminates. Otherwise this process repeats until it finds a waveform ID of zero, or all 8 waveforms are played.

# 7.6.12 Address: 0x0B

# Figure 46. 0x0B

7	6	5	4	3	2	1	0
			FIFO	D[7:0]			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

### Table 16. Address: 0x0B

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	FIFO[7:0]	R/W	0	Entry point for FIFO data. The user repeatedly writes this register with continuous haptic waveform data.

# 7.6.13 Address: 0xFF

# Figure 47. 0xFF

7	6	5	4	3	2	1	0
	PAGE[7:0]						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

### Table 17. Address: 0xFF

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	PAGE[7:0]	R/W	0	Page register for memory interface. Write this register with the memory page to be accessed.



# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers must validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The typical application for a haptic driver is in a touch-enabled system that already has an application processor that makes the decision on when to execute haptic effects.

The DRV2667 device is configured and can be used fully with I<sup>2</sup>C communication to stream or launch haptic effects. Additionally, the system designer may decide to use the analog input to stream the desired haptic effects.




图 48. Typical Application Configuration

表 18. Recommended External Components

COMPONENT	DESCRIPTION	SPECIFICATION	TYPICAL VALUE
C <sub>(VDD)</sub>	Input capacitor	Capacitance	1 μF
C <sub>(REG)</sub>	Regulator capacitor	Capacitance	0.1 μF
$C_{(BST)}$	Boost capacitor	Capacitance	0.1 μF
C <sub>BULK</sub>	Bulk capacitor	Capacitance	10 μF
C <sub>(PUMP)</sub>	Internal charge pump capacitor	Capacitance	0.1 µF
C <sub>(IN)</sub>	AC coupling capacitor (optional)	Capacitance	1 μF
R <sub>1</sub>	Boost feedback resistor (see <i>Programming the Boost Voltage</i> )	Resistance	768 kΩ
R <sub>2</sub>	Boost feedback resistor (see <i>Programming the Boost Voltage</i> )	Resistance	9.76 kΩ
R <sub>2</sub>	Current limit resistor (see <i>Programming the Boost Current Limit</i> )	Resistance	13 kΩ



# Application Information (接下页)

# 表 18. Recommended External Components (接下页)

COMPONENT	DESCRIPTION	SPECIFICATION	TYPICAL VALUE
R <sub>(PU)</sub>	Pullup resistor	Resistance	2.2 kΩ
L <sub>1</sub>	Boost inductor	Inductance	3.3 µH

# 8.2 Typical Application

A typical application of the DRV2667 device is in a system that has external buttons which fire different haptic effects when pressed. 

49 shows a typical schematic of such a system. The buttons can be physical buttons, capacitive-touch buttons, or GPIO signals coming from the touch-screen system.

Effects in this type of system are programmable.




图 49. Example Application Schematic

#### 8.2.1 Design Requirements

For this design example, use the values listed in 表 19 as the input parameters.

表 19. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Actuator type	120 V <sub>PP</sub>
Input power source	Li-ion / Li-polymer



#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Inductor Selection

Inductor selection plays a critical role in the performance of the DRV2667 device. The range of recommended inductances is from 3.3  $\mu$ H to 22  $\mu$ H. In general, higher inductances within an inductor series of a given manufacturer have lower saturation current limits, and vice-versa. When a larger inductance is chosen, the device boost converter automatically runs at a lower switching frequency and incurs less switching losses; however, larger values of inductance may have higher equivalent series resistance (ESR), that increases the parasitic inductor losses. Because lower values of inductance generally have higher saturation currents, they are a better choice when attempting to maximize the output current of the boost converter. Ensure that the saturation current of the inductor selected is higher than the programmed current limit for the device.

#### 8.2.2.2 Piezo Actuator Selection

There are several key specifications to consider when choosing a piezo actuator for haptics, such as dimensions, blocking force, and displacement. However, the key electrical specifications from the driver perspective are voltage rating and capacitance.

At the maximum frequency of 500 Hz, the device is optimized to drive up to 50 nF at 200 V<sub>PP</sub>, that is the highest voltage swing capability. It drives larger capacitances if the programmed boost voltage is lowered and/or the user limits the input frequency range to lower frequencies (e.g. 300 Hz).


#### 8.2.2.3 Boost Capacitor Selection


The boost output voltage may be programmed as high as 105-V. A capacitor with a voltage rating of at least the boost output voltage must be selected. A 250-V rated 100-nF capacitor of the X5R or X7R type is recommended for the 105 V case because ceramic capacitors tend to come in ratings of 100 V or 250 V. The selected boost capacitor must have a minimum working capacitance of at least 50 nF. For boost voltages from 30 V to 80 V, a 100-V rated or 250-V rated, 100-nF capacitor is acceptable. For boost voltages less than 30 V, a 50-V, 0.22-µF capacitor is recommended.

#### 8.2.2.4 Bulk Capacitor Selection

The use of a bulk capacitor placed next to the inductor is recommended due to the switch pin current requirements. A ceramic capacitors of the X5R or X7R type with capacitance of at least 1  $\mu$ F is recommended.

# 8.2.3 Application Curves







#### 8.3 Initialization Setup

The DRV2667 device features a simple initialization procedure:

#### 8.3.1 Initialization Procedure

- 1. Apply power to the DRV2667 device.
- 2. Wait for 1 ms for the DRV2667 device to power-up before attempting an I<sup>2</sup>C write.
- 3. Exit low-power standby mode by clearing the STANDBY bit in register 0x02, bit 6.
- 4. Choose the interface mode as analog or digital in register 0x01, bit 2.
- 5. Select the gain setting for your application in register 0x01, bits [1:0].
- 6. Choose the desired timeout period if using the digital interface mode (FIFO), in register 0x02, bits[3:2].
- 7. If using the digital interface mode, the device is now ready to receive data. If using the analog input mode, set the EN\_OVERRIDE bit in register 0x02, bit 1 to enable the boost and high-voltage amplifier and begin sourcing the waveform to the analog input.

### 8.3.2 Typical Usage Examples

#### 8.3.2.1 Single Click or Alert Example

The following programming example shows how to initialize the device and send a simple Mode 3 (Waveform Synthesis Playback mode) transaction. If the number of cycles is short (< 10), the effect is a click, and if the number of cycles is long (> 10) the effect is a buzz alert.

I <sup>2</sup> C ADDRESS	I <sup>2</sup> C DATA	DESCRIPTION
Control	ı	
0x02	0x00	Take device out of standby mode
0x01	0x00	Set to lowest gain, 50 V <sub>PP</sub> maximum
0x03	0x01	Set sequencer to play waveform ID #1
0x04	0x00	End of sequence
Header		
0xFF	0x01	Set memory to page 1
0x00	0x05	Header size –1
0x01	0x80	Start address upper byte, also indicates Mode 3
0x02	0x06	Start address lower byte
0x03	0x00	Stop address upper byte
0x04	0x09	Stop address lower byte
0x05	0x01	Repeat count, play waveform once
Data		
0x06	0xFF	Amplitude for waveform ID #1, full-scale, 50 V <sub>PP</sub> at gain = 0
0x07	0x19	Frequency for waveform ID #1, 195 Hz
0x08	0x05	Duration for waveform ID #1, play 5 cycles
0x09	0x00	Envelope for waveform ID #1, ramp up = no envelope, ramp down = no envelope
Control		
0xFF	0x00	Set page register to control space
0x02	0x01	Set GO bit (execute waveform sequence)



### 8.3.2.2 Library Storage Example

This example loads and plays the six effects shown in Figure 15 through Figure 20 into the waveform RAM. This is a simple example of how to put multiple waveforms in memory for subsequent low-latency recall. It is generally good practice to put the waveform header in page 1, and the waveform data in the following pages. When new waveforms are added later, the waveform data does not need to be shifted when this practice is used. Although this sequence seems long with the verbose descriptions, this example only takes 121 bytes of the waveform RAM, that is 6% of the available on-chip memory.

I <sup>2</sup> C ADDRESS	I <sup>2</sup> C DATA	DESCRIPTION
Control		
0x02	0x00	Take device out of standby mode
0x01	0x03	Set to highest gain, 200 V <sub>PP</sub> maximum
0x03	0x02	Set sequencer to play waveform ID #2 (Figure 15)
0x04	0x01	Set sequencer to play waveform ID #1 (Figure 16)
0x05	0x03	Set sequencer to play waveform ID #3 (Figure 17)
0x06	0x04	Set sequencer to play waveform ID #4 (Figure 18)
0x07	0x05	Set sequencer to play waveform ID #5 (Figure 19)
0x08	0x06	Set sequencer to play waveform ID #6 (Figure 20)
0x09	0x00	End of sequence
Header		
0xFF	0x01	Set memory to page 1
0x00	0x1E	Header size –1
0x01	0x81	Start address upper byte #1, also indicates Mode 3
0x02	0x00	Start address lower byte #1
0x03	0x01	Stop address upper byte #1
0x04	0x03	Stop address lower byte #1
0x05	0x01	Repeat count, play waveform #1 once
0x06	0x81	Start address upper byte #2, also indicates Mode 3
0x07	0x04	Start address lower byte #2
0x08	0x01	Stop address upper byte #2
0x09	0x07	Stop address lower byte #2
0x0A	0x01	Repeat count, play waveform #2 once
0x0B	0x81	Start address upper byte #3, also indicates Mode 3
0x0C	0x08	Start address lower byte #3
0x0D	0x01	Stop address upper byte #3
0x0E	0x0B	Stop address lower byte #3
0x0F	0x01	Repeat count, play waveform #3 once
0x10	0x81	Start address upper byte #4, also indicates Mode 3
0x11	0x0C	Start address lower byte #4
0x12	0x01	Stop address upper byte #4
0x13	0x1B	Stop address lower byte #4
0x14	0x01	Repeat count, play waveform #4 once
0x15	0x81	Start address upper byte #5, also indicates Mode 3
0x16	0x1C	Start address lower byte #5
0x17	0x01	Stop address upper byte #5
0x18	0x37	Stop address lower byte #5
0x19	0x01	Repeat count, play waveform #5 once
0x1A	0x81	Start address upper byte #6, also indicates Mode 3
0x1B	0x38	Start address lower byte #6
0x1C	0x01	Stop address upper byte #6



I <sup>2</sup> C A	DDRESS	I <sup>2</sup> C DATA	DESCRIPTION
0	0x1D	0x5B	Stop address lower byte #6
O	0x1E	0x01	Repeat count, play waveform #6 once
Data		1	
0	OxFF	0x02	Set memory to page 2
C	0x00	0xFF	Amplitude for waveform ID #1, full-scale, 200 V <sub>PP</sub> at gain = 3
C	0x01	0x1A	Frequency for waveform ID #1, 203 Hz
C	0x02	0x0A	Duration for waveform ID #1, play 10 cycles
C	0x03	0x10	Envelope for waveform ID #1, ramp up = 32 ms, ramp down = no envelope
C	0x04	0xFF	Amplitude for waveform ID #2, full-scale, 200 V <sub>PP</sub> at gain = 3
C	0x05	0x1A	Frequency for waveform ID #2, 203 Hz
C	0x06	0x03	Duration for waveform ID #2, play 3 cycles
C	0x07	0x01	Envelope for waveform ID #2, ramp up = no envelope, ramp down = 32 ms
C	0x08	0xFF	Amplitude for waveform ID #3, full-scale, 200 V <sub>PP</sub> at gain = 3
C	0x09	0x1A	Frequency for waveform ID #3, 203 Hz
C	Ox0A	0x0A	Duration for waveform ID #3, play 10 cycles
C	0x0B	0x12	Envelope for waveform ID #3, ramp up = 32 ms, ramp down = 64 ms
0	0x0C	0xFF	Amplitude for waveform ID #4, full-scale, 200 V <sub>PP</sub> at gain = 3
0	Dx0D	0x1A	Frequency for waveform ID #4, 203 Hz
O	0x0E	0x04	Duration for waveform ID #4, play 4 cycles
C	0x0F	0x00	Envelope for waveform ID #4, ramp up = no envelope, ramp down = no envelope
C	0x10	0xBF	Amplitude for waveform ID #4, 150 V <sub>PP</sub> at gain = 3
C	0x11	0x1A	Frequency for waveform ID #4, 203 Hz
C	0x12	0x04	Duration for waveform ID #4, play 4 cycles
C	0x13	0x00	Envelope for waveform ID #4, ramp up = no envelope, ramp down = no envelope
C	0x14	0x80	Amplitude for waveform ID #4,100 V <sub>PP</sub> at gain = 3
C	0x15	0x1A	Frequency for waveform ID #4, 203 Hz
C	0x16	0x04	Duration for waveform ID #4, play 4 cycles
C	0x17	0x00	Envelope for waveform ID #4, ramp up = no envelope, ramp down = no envelope
C	0x18	0x40	Amplitude for waveform ID #4, full-scale, 50 V <sub>PP</sub> at gain = 3
C	0x19	0x1A	Frequency for waveform ID #4, 203 Hz
C	Ox1A	0x04	Duration for waveform ID #4, play 4 cycles
	0x1B	0x00	Envelope for waveform ID #4, ramp up = no envelope, ramp down = no envelope
0	0x1C	0xFF	Amplitude for waveform ID #5, full-scale, 200 V <sub>PP</sub> at gain = 3
0	Dx1D	0x0D	Frequency for waveform ID #5, 102 Hz
C	Dx1E	0x02	Duration for waveform ID #5, play 2 cycles
	0x1F	0x00	Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope
	0x20	0x00	Amplitude for waveform ID #5, 0 V for delay
	0x21	0x26	Frequency for waveform ID #5, 297 Hz
C	0x22	0x01	Duration for waveform ID #5, play 1 cycle (3.4 ms delay)
	0x23	0x00	Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope
	0x24	0xFF	Amplitude for waveform ID #5, full-scale, 200 V <sub>PP</sub> at gain = 3
	0x25	0x13	Frequency for waveform ID #5, 148 Hz
	0x26	0x02	Duration for waveform ID #5, play 2 cycles
	0x27	0x00	Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope
	0x28	0x00	Amplitude for waveform ID #5, 0 V for delay
	0x29	0x26	Frequency for waveform ID #5, 297 Hz
	Dx2A	0x01	Duration for waveform ID #5, play 1 cycle (3.4 ms delay)
	0x2B	0x00	Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope
0	0x2C	0xFF	Amplitude for waveform ID #5, full-scale, 200 V <sub>PP</sub> at gain = 3



I <sup>2</sup> C ADDRESS	I <sup>2</sup> C DATA	DESCRIPTION
0x2D	0x1A	Frequency for waveform ID #5, 203 Hz
0x2E	0x02	Duration for waveform ID #5, play 2 cycles
0x2F	0x00	Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope
0x30	0x00	Amplitude for waveform ID #5, 0 V for delay
0x31	0x26	Frequency for waveform ID #5, 297 Hz
0x32	0x01	Duration for waveform ID #5, play 1 cycle (3.4 ms delay)
0x33	0x00	Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope
0x34	0xFF	Amplitude for waveform ID #5, full-scale, 200 V <sub>PP</sub> at gain = 3
0x35	0x26	Frequency for waveform ID #5, 297 Hz
0x36	0x02	Duration for waveform ID #5, play 2 cycles
0x37	0x00	Envelope for waveform ID #5, ramp up = no envelope, ramp down = no envelope
0x38	0xFF	Amplitude for waveform ID #6, full-scale, 200 V <sub>PP</sub> at gain = 3
0x39	0x13	Frequency for waveform ID #6, 148 Hz
0x3A	0x06	Duration for waveform ID #6, play 6 cycles
0x3B	0x00	Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope
0x3C	0x00	Amplitude for waveform ID #6, 0 V for delay
0x3D	0x0D	Frequency for waveform ID #6, 102 Hz
0x3E	0x05	Duration for waveform ID #6, play 5 cycles (50 ms delay)
0x3F	0x00	Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope
0x40	0x80	Amplitude for waveform ID #6, 100 V <sub>PP</sub> at gain = 3
0x41	0x1A	Frequency for waveform ID #6, 203 Hz
0x42	0x06	Duration for waveform ID #6, play 6 cycles
0x43	0x00	Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope
0x44	0x00	Amplitude for waveform ID #6, 0 V for delay
0x45	0x0D	Frequency for waveform ID #6, 102 Hz
0x46	0x05	Duration for waveform ID #6, play 5 cycles (50 ms delay)
0x47	0x00	Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope
0x48	0xBF	Amplitude for waveform ID #6, 150 V <sub>PP</sub> at gain = 3
0x49	0x20	Frequency for waveform ID #6, 250 Hz
0x4A	0x06	Duration for waveform ID #6, play 6 cycles
0x4B	0x00	Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope
0x4C	0x00	Amplitude for waveform ID #6, 0 V for delay
0x4D	0x0D	Frequency for waveform ID #6, 102 Hz
0x4E	0x05	Duration for waveform ID #6, play 5 cycles (50 ms delay)
0x4F	0x00	Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope
0x50	0xFF	Amplitude for waveform ID #6, full-scale, 200 V <sub>PP</sub> at gain = 3
0x51	0x26	Frequency for waveform ID #6, 297 Hz
0x52	0x04	Duration for waveform ID #6, play 4 cycles
0x53	0x00	Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope
0x54	0x00	Amplitude for waveform ID #6, 0 V for delay
0x55	0x0D	Frequency for waveform ID #6, 102 Hz
0x56	0x05	Duration for waveform ID #6, play 5 cycles (50 ms delay)
0x57	0x00	Envelope for waveform ID #6, ramp up = no envelope, ramp down = no envelope
0x58	0xBF	Amplitude for waveform ID #6,150 V <sub>PP</sub> at gain = 3
0x59	0x20	Frequency for waveform ID #6, 250 Hz
0x5A	0x01	Duration for waveform ID #6, play 1 cycle
0x5B	0x08	Envelope for waveform ID #6, ramp up = no envelope, ramp down = 256 ms



I <sup>2</sup> C ADDRESS	I <sup>2</sup> C DATA	DESCRIPTION				
Control						
0xFF	0x00	0x00 Set page register to control space				
0x02	0x01	Set GO bit (execute waveform sequence)				

# 9 Power Supply Recommendations

The DRV2667 device is designed to operate from an input-voltage supply range between 3 V and 5.5 V. The decoupling capacitor for the power supply must be placed as close to the device pin as possible.



# 10 Layout

### 10.1 Layout Guidelines

Use the following guidelines for the DRV2667 device layout:

- The decoupling capacitor for the power supply (V<sub>DD</sub>) must be placed close to the device pin.
- The filtering capacitor for the regulator (REG) must be placed close to the device pin.
- The boost inductor must be placed as close as possible to the SW pin.
- The bulk capacitor for the boost must be placed as close as possible to the inductor.
- The charge pump capacitor (PUMP) must be placed close to the device pin.

Use of the thermal footprint outlined by this datasheet is recommended to achieve optimum device performance. See land pattern diagram for exact dimensions.

The DRV2667 device power pad must be soldered directly to the thermal pad on the printed circuit board. The printed circuit board thermal pad must be connected to the ground net and thermal vias to any existing backside/internal copper ground planes. Connection to a ground plane on the top layer near the corners of the device is also recommended. Another key layout consideration is to keep the boost programming resistors (R1 and R2) as close as possible to the FB pin of the device. Care must be taken to avoid getting the FB trace near the SW trace.

### 10.2 Layout Example




图 52. Layout Example with a 4-Layer Board



### 11 器件和文档支持

### 11.1 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 11.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 11.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

**ESD** 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

# 11.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

# 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此产品说明书的浏览器版本,请查阅左侧的导航栏。



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV2667RGPR	ACTIVE	QFN	RGP	20	3000	RoHS & Green	NIPDAU	Level-4-260C-72 HR	-40 to 85	2667	Samples
DRV2667RGPT	ACTIVE	QFN	RGP	20	250	RoHS & Green	NIPDAU	Level-4-260C-72 HR	-40 to 85	2667	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 9-May-2020

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV2667RGPR	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DRV2667RGPT	QFN	RGP	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 9-May-2020




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV2667RGPR	QFN	RGP	20	3000	367.0	367.0	35.0
DRV2667RGPT	QFN	RGP	20	250	210.0	185.0	35.0

4 x 4, 0.5 mm pitch

VERY THIN QUAD FLATPACK




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224735/A



PLASTIC QUAD FLATPACK- NO LEAD




### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司