









UCC27524A

ZHCSBD7B-AUGUST 2013-REVISED OCTOBER 2014

UCC27524A 具有负输入电压能力的双路 5A 高速低侧栅极驱动器

特性 1

- 符合行业标准的引脚输出
- 两个独立的栅极驱动通道 .
- 5A 峰值驱动源电流和灌电流 •
- 针对每个输出的独立使能功能
- 与电源电压无关的 TTL 和 CMOS 兼容逻辑阀值 .
- 针对高抗扰度的滞后逻辑阀值
- 能够在输入端处理负电压 (-5V)
- 输入和使能引脚电压电平不受 VDD 引脚偏置电源 • 电压限制
- 4.5V 至 18V 单电源范围
- VDD 欠压闭锁 (UVLO) 期间输出保持低电平(确保 加电和断电时无毛刺脉冲运行)
- 快速传播延迟(典型值 13ns)
- 快速上升和下降时间(典型值 7ns 和 6ns)
- 两通道间的延迟匹配时间典型值为 1ns ٠
- 针对更高的驱动电流,两个输出可以并联
- 当输入浮动时输出保持低电平
- SOIC-8, HVSSOP-8 PowerPAD™ 封装选项 •
- 工作温度范围为 -40°C 至 140°C
- 2 应用
- 开关模式电源 ٠
- 直流到直流转换器
- 电机控制,太阳能
- 用于诸如 GaN 等新兴宽带隙电源器件的栅极驱动 ٠

3 说明

Tools &

Software

UCC27524A 器件是一款双通道、高速、低侧、栅极驱 动器器件,此器件能够有效地驱动金属氧化物半导体场 效应晶体管 (MOSFET) 和绝缘栅双极型晶体管 (IGBT) 电源开关。 UCC27524A 是 UCC2752x 系列的一个变 化器件。为了增加稳定耐用性, UCC27524A 在输入 引脚上增加了直接处理 -5V 电压的能力。 UCC27524A 是一款双路非反相驱动器。 使用能够从 内部大大降低击穿电流的设计, UCC27524A 能够将高 达 5A 源电流和 5A 灌电流的高峰值电流脉传送到电容 负载,此器件还具有轨到轨驱动能力和典型值为 13ns 的极小传播延迟。 除此之外,此驱动器特有两个通道 间相匹配的内部传播延迟,这一特性使得此驱动器非常 适合于诸如同步整流器等对于双栅极驱动有严格计时要 求的应用。 这还使得两个通道可以并连, 以有效地增 加电流驱动能力或者使用一个单一输入信号驱动两个并 联在一起的开关。 输入引脚阀值基于 TTL 和 CMOS 兼容低压逻辑,此逻辑是固定的并且与 VDD 电源电压 无关。高低阀值间的宽滞后提供了出色的抗扰度。

器件信息(1)

部件号	封装	封装尺寸(标称值)
UCC27524A	SOIC (8)	4.90mm x 3.91mm
UCC27524A	HVSSOP (8)	3.00mm x 3.00mm

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

双路非反相输入





目录

9

10

12

1	特性	
2	应用	1
3	说明	1
4	修订	历史记录
5	说明	(继续)3
6		Configuration and Functions
7	Spe	cifications
	7.1	Absolute Maximum Ratings 4
	7.2	Handling Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 5
	7.5	Electrical Characteristics6
	7.6	Switching Characteristics 6
	7.7	Typical Characteristics
8	Deta	ailed Description 11
	8.1	Overview

4 修订历史记录

Changes from Revision A (August 2013) to Revision B

已添加 引脚配置和功能部分,处理额定值表,特性描述部分,器件功能模式,应用和实施部分,电源相关建议部分, 布局部分,器件和文档支持部分以及机械、封装和可订购信息部分.....1

CI	hanges from Original (August 2013) to Revision A P	age
•	已更改 销售状态,从产品预览改为生产数据。	1
•	Changed Enable voltage, ENA and ENB minimum from 0 to -2.	4

2

	8.3	Feature Description	12
	8.4	Device Functional Modes	17
9	App	lications and Implementation	18
	9.1	Application Information	18
	9.2	Typical Application	18
10	Pow	ver Supply Recommendations	23
11	Lay	out	23
	11.1	Layout Guidelines	23
	11.2	Layout Example	24
	11.3	Thermal Protection	24
12	器件	和文档支持	26
	12.1	商标	26
	12.2	静电放电警告	26
	12.3	术语表	26
13	机械	封装和可订购信息	26



8.2 Functional Block Diagram 12 12

www.ti.com.cn

Page



5 说明(继续)

出于安全考虑,当输入引脚处于悬空状态时,UCC27524A 输入引脚上的内部上拉和下拉电阻器确保输出被保持在低电平。UCC27524A 特有使能引脚(ENA 和 ENB)以更好地控制此驱动器应用的运行。针对高电平有效逻辑,这些引脚被内部上拉至 VDD 并可针对标准运行而保持断开。

UCC27524A 系列器件采用带有外露焊盘 (DGN) 的 SOIC-8 (D), VSSOP-8 封装。

6 Pin Configuration and Functions



Pin Functions

F	PIN		PIN		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION		
ENA	1	I	Enable input for Channel A: ENA is biased LOW to disable the Channel A output regardless of the INA state. ENA is biased HIGH or left floating to enable the Channel A output. ENA is allowed to float; hence the pin-to-pin compatibility with the UCC2732X N/C pin.		
ENB	8	I	Enable input for Channel B: ENB is biased LOW to disables the Channel B output regardless of INB state. ENB is biased HIGH or left floating to enable Channel B output. ENB is allowed to float hence; the pin-to-pin compatibility with the UCC2752A N/C pin.		
GND	3	-	Ground: All signals are referenced to this pin.		
INA	2	I	Input to Channel A: INA is the non-inverting input in the UCC27524A device. OUTA is held LOW if INA is unbiased or floating.		
INB	4	I	Input to Channel B: INB is the non-inverting input in the UCC27524A device. OUTB is held LOW if INB is unbiased or floating.		
OUTA	7	0	Dutput of Channel A		
OUTB	5	0	Dutput of Channel B		
VDD	6	I	Bias supply input		

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage range	VDD	-0.3	20	V
	DC	-0.3	VDD + 0.3	V
OUTA, OUTB voltage	Repetitive pulse < 200 ns ⁽³⁾	-2	VDD + 0.3	V
Output continuous source/sink current	I _{OUT_DC}		0.3	А
Output pulsed source/sink current (0.5 µs)	I _{OUT_pulsed}		5	А
INA, INB, ENA, ENB voltage ⁽⁴⁾		-5	20	V
Operating virtual junction temperature, T _J range		-40	150	°C
Lood tomporature	Soldering, 10 seconds		300	°C
Lead temperature	Reflow		260	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See Packaging Section of the datasheet for thermal limitations and considerations of packages.

(3) Values are verified by characterization on bench.

(4) The maximum voltage on the Input and Enable pins is not restricted by the voltage on the VDD pin.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	stg Storage temperature range		-65	150	°C
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all $pins^{(1)}$	-4000	4000	M
V _(ESD) Electrostatic dis	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	-1000	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	TYP	MAX	UNIT
Supply voltage range, VDD	4.5	12	18	V
Operating junction temperature range	-40		140	°C
Input voltage, INA, INB	-2		18	N/
Enable voltage, ENA and ENB	-2		18	v



7.4 Thermal Information

		UCC27524A	UCC27524A	
	THERMAL METRIC	SOIC (D)	MSOP (DGN) ⁽¹⁾	UNIT
		8 PINS	8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	130.9	71.8	
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	80.0	65.6	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	71.4	7.4	°C/W
ΨJT	Junction-to-top characterization parameter ⁽⁵⁾	21.9	7.4	-C/W
Ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	70.9	31.5	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	n/a	19.6	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

ZHCSBD7B-AUGUST 2013-REVISED OCTOBER 2014

7.5 Electrical Characteristics

 V_{DD} = 12 V, $T_A = T_J = -40$ °C to 140 °C, 1-µF capacitor from V_{DD} to GND. Currents are positive into, negative out of the specified terminal (unless otherwise noted,)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT	
BIAS CU	RRENTS						
Startup current,		VDD = 3.4 V, INA = VDD, INB = VDD	55	110	175		
I _{DD(off)}	(based on UCC27524 Input configuration)	VDD = 3.4 V, INA = GND, INB = GND	25	75	145	μA	
	VOLTAGE LOCKOUT (UVLO)						
V	Supply start threshold	T _J = 25 °C	3.91	4.2	4.5		
V _{ON}	Supply start threshold	$T_J = -40 \text{ °C to } 140 \text{ °C}$	3.7	4.2	4.65	v	
V _{OFF}	Minimum operating voltage after supply start		3.4	3.9	4.4		
VDD_H	Supply voltage hysteresis		0.2	0.3	0.5	5	
INPUTS ((INA, INB, INA+, INA–, INB+, IN	IB–), UCC27524A (D, DGN)					
V _{IN_H}	Input signal high threshold	Output high for non-inverting input pins Output low for inverting input pins	1.9	2.1	2.3		
V _{IN_L}	Input signal low threshold	Output low for non-inverting input pins Output high for inverting input pins	1	1.2	1.4	V	
V _{IN_HYS}	Input hysteresis		0.7	0.9	1.1		
	S (OUTA, OUTB)				Ľ		
I _{SNK/SRC}	Sink/source peak current ⁽¹⁾	$C_{LOAD} = 0.22 \ \mu\text{F}, \ \text{F}_{SW} = 1 \ \text{kHz}$		±5		А	
V _{DD} -V _{OH}	High output voltage	$I_{OUT} = -10 \text{ mA}$			0.075	v	
V _{OL}	Low output voltage	I _{OUT} = 10 mA			0.01	v	
R _{OH}	Output pullup resistance ⁽²⁾	$I_{OUT} = -10 \text{ mA}$	2.5	5	7.5	Ω	
R _{OL}	Output pulldown resistance	I _{OUT} = 10 mA	0.15	0.5	1	Ω	

(1) Ensured by design.

(2) R_{OH} represents on-resistance of only the P-Channel MOSFET device in the pullup structure of the UCC27524A output stage.

7.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _R	Rise time ⁽¹⁾	$C_{LOAD} = 1.8 \text{ nF}$		7	18	
t _F	Fall time ⁽¹⁾	C _{LOAD} = 1.8 nF		6	10	
t _M	Delay matching between 2 channels	INA = INB, OUTA and OUTB at 50% transition point		1	4	20
t _{PW}	Minimum input pulse width that changes the output state			15	25	ns
t _{D1} , t _{D2}	Input to output propagation delay ⁽¹⁾	$C_{LOAD} = 1.8 \text{ nF}, 5-V \text{ input pulse}$	6	13	23	
t _{D3} , t _{D4}	EN to output propagation delay ⁽¹⁾	$C_{LOAD} = 1.8 \text{ nF}, 5\text{-V}$ enable pulse	6	13	23	





图 1. Enable Function (For Non-Inverting Input-Driver Operation)



图 2. Non-Inverting Input-Driver Operation

UCC27524A ZHCSBD7B – AUGUST 2013– REVISED OCTOBER 2014 Texas Instruments

www.ti.com.cn

7.7 Typical Characteristics





Typical Characteristics (接下页)



ZHCSBD7B-AUGUST 2013-REVISED OCTOBER 2014



www.ti.com.cn

Typical Characteristics (接下页)





8 Detailed Description

8.1 Overview

The UCC27524A device represents Texas Instruments' latest generation of dual-channel low-side high-speed gate-driver devices featuring a 5-A source and sink current capability, industry best-in-class switching characteristics, and a host of other features listed in $\frac{1}{8}$ 1 all of which combine to ensure efficient, robust and reliable operation in high-frequency switching power circuits.

FEATURE	BENEFIT
Best-in-class 13-ns (typ) propagation delay	Extremely low-pulse transmission distortion
1-ns (typ) delay matching between channels	Ease of paralleling outputs for higher (2 times) current capability, ease of driving parallel-power switches
Expanded VDD Operating range of 4.5 to 18 V	
Expanded operating temperature range of -40 °C to +140 °C (See <i>Electrical Characteristics</i> table)	Flexibility in system design
VDD UVLO Protection	Outputs are held Low in UVLO condition, which ensures predictable, glitch-free operation at power-up and power-down
Outputs held Low when input pins (INx) in floating condition	Safety feature, especially useful in passing abnormal condition tests during safety certification
Outputs enable when enable pins (ENx) in floating condition	Pin-to-pin compatibility with the UCC27324 device from Texas Instruments, in designs where Pin 1 and Pin 8 are in floating condition
CMOS/TTL compatible input and enable threshold with wide hysteresis	Enhanced noise immunity, while retaining compatibility with microcontroller logic-level input signals (3.3 V, 5 V) optimized for digital power
Ability of input and enable pins to handle voltage levels not restricted by VDD pin bias voltage	System simplification, especially related to auxiliary bias supply architecture
Ability to handle –5 V _{DC} (max) at input pins	Increased robustness in noisy environments

表 1. UCC27524A Features and Benefits



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Operating Supply Current

The UCC27524A products feature very low quiescent I_{DD} currents. The typical operating-supply current in UVLO state and fully-on state (under static and switching conditions) are summarized in $\[Begin{subarray}{ll} 3, \[Begin{subarray}{ll} 4 \ and \[Begin{subarray}{ll} 5. \ The I_{DD} \ current when the device is fully on and outputs are in a static state (DC high or DC low, see \[Begin{subarray}{ll} 4 \ and \[Begin{subarray}{ll} 5. \ The I_{DD} \ current when the device is fully on and outputs are in a static state (DC high or DC low, see \[Begin{subarray}{ll} 4 \ and \[Begin{subarray}{ll} 5. \ The I_{DD} \ current when the device is fully on and outputs are in a static state (DC high or DC low, see \[Begin{subarray}{ll} 4 \ and \[Begin{subarray}{ll} 5. \ The I_{DD} \ current when the device is fully operational. The total supply current is the sum of the quiescent I_{DD} current, the average I_{OUT} current because of switching, and finally any current related to pullup resistors on the enable pins and inverting input pins. For example when the inverting input pins are pulled low additional current is drawn from the VDD supply through the pullup resistors (see though). Knowing the operating frequency (f_{SW}) and the MOSFET gate (Q_G) charge at the drive voltage being used, the average I_{OUT} current can be calculated as product of Q_G and f_{SW}.$

A complete characterization of the I_{DD} current as a function of switching frequency at different V_{DD} bias voltages under 1.8-nF switching load in both channels is provided in \mathbb{E} 15. The strikingly linear variation and close correlation with theoretical value of average I_{OUT} indicates negligible shoot-through inside the gate-driver device attesting to its high-speed characteristics.

8.3.2 Input Stage

The input pins of UCC27524A gate-driver devices are based on a TTL and CMOS compatible input-threshold logic that is independent of the VDD supply voltage. With typically high threshold = 2.1 V and typically low threshold = 1.2 V, the logic level thresholds are conveniently driven with PWM control signals derived from 3.3-V and 5-V digital power-controller devices. Wider hysteresis (typ 0.9 V) offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. UCC27524A devices also feature tight control of the input pin threshold voltage levels which eases system design considerations and ensures stable operation across temperature (refer to \mathbb{F} 7). The very low input capacitance on these pins reduces loading and increases switching speed.



Feature Description (接下页)

The UCC27524A device features an important safety feature wherein, whenever any of the input pins is in a floating condition, the output of the respective channel is held in the low state. This is achieved using GND pulldown resistors on all the non-inverting input pins (INA, INB), as shown in the device block diagrams.

The input stage of each driver is driven by a signal with a short rise or fall time. This condition is satisfied in typical power supply applications, where the input signals are provided by a PWM controller or logic gates with fast transition times (<200 ns) with a slow changing input voltage, the output of the driver may switch repeatedly at a high frequency. While the wide hysteresis offered in UCC27524A definitely alleviates this concern over most other TTL input threshold devices, extra care is necessary in these implementations. If limiting the rise or fall times to the power device is the primary goal, then an external resistance is highly recommended between the output of the driver and the power device. This external resistor has the additional benefit of reducing part of the gate-charge related power dissipation in the gate driver device package and transferring it into the external resistor itself.

8.3.3 Enable Function

The enable function is an extremely beneficial feature in gate-driver devices especially for certain applications such as synchronous rectification where the driver outputs disable in light-load conditions to prevent negative current circulation and to improve light-load efficiency.

UCC27524A device is provided with independent enable pins ENx for exclusive control of each driver-channel operation. The enable pins are based on a non-inverting configuration (active-high operation). Thus when ENx pins are driven high the drivers are enabled and when ENx pins are driven low the drivers are disabled. Like the input pins, the enable pins are also based on a TTL and CMOS compatible input-threshold logic that is independent of the supply voltage and are effectively controlled using logic signals from 3.3-V and 5-V microcontrollers. The UCC27524A devices also feature tight control of the Enable-function threshold-voltage levels which eases system design considerations and ensures stable operation across temperature (refer to 8 8). The ENx pins are internally pulled up to VDD using pullup resistors as a result of which the outputs of the device are enabled in the default state. Hence the ENx pins are left floating or Not Connected (N/C) for standard operation, where the enable feature is not needed. Essentially, this floating allows the UCC27524A device to be pin-to-pin compatible with TI's previous generation of drivers (UCC27323, UCC27324, and UCC27325 respectively), where Pin 1 and Pin 8 are N/C pins. If the channel A and Channel B inputs and outputs are connected in parallel to increase the driver current capacity, ENA and ENB are connected and driven together.

8.3.4 Output Stage

The UCC27524A device output stage features a unique architecture on the pullup structure which delivers the highest peak-source current when it is most needed during the Miller plateau region of the power-switch turnon transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pullup structure features a P-Channel MOSFET and an additional N-Channel MOSFET in parallel. The function of the N-Channel MOSFET is to provide a brief boost in the peak sourcing current enabling fast turnon. This is accomplished by briefly turning-on the N-Channel MOSFET during a narrow instant when the output is changing state from Low to High.

UCC27524A ZHCSBD7B – AUGUST 2013– REVISED OCTOBER 2014



Feature Description (接下页)



图 20. UCC27524A Gate Driver Output Structure

The R_{OH} parameter (see *Electrical Characteristics*) is a DC measurement and it is representative of the onresistance of the P-Channel device only. This is because the N-Channel device is held in the off state in DC condition and is turned-on only for a narrow instant when output changes state from low to high. Note that effective resistance of the UCC27524A pullup stage during the turnon instant is much lower than what is represented by R_{OH} parameter.

The pulldown structure in the UCC27524A device is simply composed of a N-Channel MOSFET. The R_{OL} parameter (see *Electrical Characteristics*), which is also a DC measurement, is representative of the impedance of the pulldown stage in the device. In the UCC27524A device, the effective resistance of the hybrid pullup structure during turnon is estimated to be approximately 1.5 × R_{OL} , estimated based on design considerations.

Each output stage in the UCC27524A device is capable of supplying 5-A peak source and 5-A peak sink current pulses. The output voltage swings between VDD and GND providing rail-to-rail operation, thanks to the MOS-output stage which delivers very low drop-out. The presence of the MOSFET-body diodes also offers low impedance to switching overshoots and undershoots which means that in many cases, external Schottky-diode clamps may be eliminated. The outputs of these drivers are designed to withstand 500-mA reverse current without either damage to the device or logic malfunction.

The UCC27524A device is particularly suited for dual-polarity, symmetrical drive-gate transformer applications where the primary winding of transformer driven by OUTA and OUTB, with inputs INA and INB being driven complementary to each other. This situation is because of the extremely low drop-out offered by the MOS output stage of these devices, both during high (V_{OH}) and low (V_{OL}) states along with the low impedance of the driver output stage, all of which allow alleviate concerns regarding transformer demagnetization and flux imbalance. The low propagation delays also ensure accurate reset for high-frequency applications.

For applications that have zero voltage switching during power MOSFET turnon or turnoff interval, the driver supplies high-peak current for fast switching even though the miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before power MOSFET is switched on.



Feature Description (接下页)

8.3.5 Low Propagation Delays And Tightly Matched Outputs

The UCC27524A driver device features a best in class, 13-ns (typical) propagation delay between input and output which goes to offer the lowest level of pulse-transmission distortion available in the industry for high frequency switching applications. For example in synchronous rectifier applications, the SR MOSFETs are driven with very low distortion when a single driver device is used to drive both the SR MOSFETs. Further, the driver devices also feature an extremely accurate, 1-ns (typical) matched internal-propagation delays between the two channels which is beneficial for applications requiring dual gate drives with critical timing. For example in a PFC application, a pair of paralleled MOSFETs can be driven independently using each output channel, which the inputs of both channels are driven by a common control signal from the PFC controller device. In this case the 1-ns delay matching ensures that the paralleled MOSFETs are driven in a simultaneous fashion with the minimum of turnon delay difference. Yet another benefit of the tight matching between the two channels is that the two channels are connected together to effectively increase current drive capability, for example A and B channels may be combined into a single driver by connecting the INA and INB inputs together and the OUTA and OUTB outputs together. Then, a single signal controls the paralleled combination.

Caution must be exercised when directly connecting OUTA and OUTB pins together because there is the possibility that any delay between the two channels during turnon or turnoff may result in shoot-through current conduction as shown in 图 21. While the two channels are inherently very well matched (4-ns Max propagation delay), note that there may be differences in the input threshold voltage level between the two channels which causes the delay between the two outputs especially when slow dV/dt input signals are employed. The following guidelines are recommended whenever the two driver channels are paralleled using direct connections between OUTA and OUTB along with INA and INB:

- Use very fast dV/dt input signals (20 V/µs or greater) on INA and INB pins to minimize impact of differences in input thresholds causing delays between the channels.
- INA and INB connections must be made as close to the device pins as possible.

Wherever possible, a safe practice would be to add an option in the design to have gate resistors in series with OUTA and OUTB. This allows the option to use $0-\Omega$ resistors for paralleling outputs directly or to add appropriate series resistances to limit shoot-through current, should it become necessary.



图 21. Slow Input Signal Can Cause Shoot-Through Between Channels During Paralleling (Recommended DV/DT is 20 V/Ms or Higher)

UCC27524A

ZHCSBD7B-AUGUST 2013-REVISED OCTOBER 2014

www.ti.com.cn

NSTRUMENTS

Texas

Feature Description (接下页)





8.4 Device Functional Modes

				UCC2	7524A	
ENA	ENA ENB		INB	OUTA	OUTB	
Н	Н	L	L	L	L	
Н	Н	L	Н	L	Н	
Н	Н	Н	L	Н	L	
Н	Н	Н	Н	Н	Н	
L	L	Any	Any	L	L	
Any	Any	x ⁽¹⁾	x ⁽¹⁾	L	L	
x ⁽¹⁾	x ⁽¹⁾	L	L	L	L	
x ⁽¹⁾	x ⁽¹⁾	L	Н	L	Н	
x ⁽¹⁾	x ⁽¹⁾	Н	L	Н	L	
x ⁽¹⁾	x ⁽¹⁾	Н	Н	Н	Н	

表 2. Device Logic Table

(1) Floating condition.



9 Applications and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

High-current gate-driver devices are required in switching power applications for a variety of reasons. In order to effect the fast switching of power devices and reduce associated switching-power losses, a powerful gate-driver device employs between the PWM output of control devices and the gates of the power semiconductor devices. Further, gate-driver devices are indispensable when it is not feasible for the PWM controller device to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which is not capable of effectively turning on a power switch. A level-shifting circuitry is required to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer-drive circuits based on NPN/PNP bipolar transistors in a totem-pole arrangement, as emitter-follower configurations, prove inadequate with digital power because the traditional buffer-drive circuits lack level-shifting capability. Gate-driver devices effectively combine both the level-shifting and buffer-drive functions. Gate-driver devices also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controller devices by moving gate-charge power losses into the controller. Finally, emerging wide band-gap power-device technologies such as GaN based switches, which are capable of supporting very high switching frequency operation, are driving special requirements in terms of gate-drive capability. These requirements include operation at low VDD voltages (5 V or lower), low propagation delays, tight delay matching and availability in compact, low-inductance packages with good thermal capability. In summary, gate-driver devices are an extremely important component in switching power combining benefits of high-performance, low-cost, component-count, board-space reduction, and simplified system design.

9.2 Typical Application



图 26. UCC27524A Typical Application Diagram



Typical Application (接下页)

When selecting the proper gate driver device for an end application, some desiring considerations must be evaluated first in order to make the most appropriate selection. Among these considerations are VDD, UVLO, Drive current and power dissipation.

9.2.2 Detailed Design Procedure

9.2.2.1 VDD and Undervoltage Lockout

The UCC27524A device has an internal undervoltage-lockout (UVLO) protection feature on the VDD pin supply circuit blocks. When VDD is rising and the level is still below UVLO threshold, this circuit holds the output low, regardless of the status of the inputs. The UVLO is typically 4.25 V with 350-mV typical hysteresis. This hysteresis prevents chatter when low VDD supply voltages have noise from the power supply and also when there are droops in the VDD bias voltage when the system commences switching and there is a sudden increase in I_{DD} . The capability to operate at low voltage levels such as below 5 V, along with best in class switching characteristics, is especially suited for driving emerging GaN power semiconductor devices.

For example, at power up, the UCC27524A driver-device output remains low until the V_{DD} voltage reaches the UVLO threshold if enable pin is active or floating. The magnitude of the OUT signal rises with V_{DD} until steady-state V_{DD} is reached. The non-inverting operation in 27 shows that the output remains low until the UVLO threshold is reached, and then the output is in-phase with the input. The inverting operation in shows that the output remains low until the UVLO threshold is reached, and then the output is reached, and then the output remains low until the UVLO threshold is reached, and then the output remains low until the UVLO threshold is reached, and then the output is out-phase with the input.

Because the device draws current from the VDD pin to bias all internal circuits, for the best high-speed circuit performance, two VDD bypass capacitors are recommended to prevent noise problems. The use of surface mount components is highly recommended. A 0.1- μ F ceramic capacitor must be located as close as possible to the VDD to GND pins of the gate-driver device. In addition, a larger capacitor (such as 1- μ F) with relatively low ESR must be connected in parallel and close proximity, in order to help deliver the high-current peaks required by the load. The parallel combination of capacitors presents a low impedance characteristic for the expected current levels and switching frequencies in the application.



图 27. Power-Up Non-Inverting Driver

Typical Application (接下页)

9.2.2.2 Drive Current and Power Dissipation

The UCC27524A driver is capable of delivering 5-A of current to a MOSFET gate for a period of several-hundred nanoseconds at VDD = 12 V. High peak current is required to turn the device ON quickly. Then, to turn the device OFF, the driver is required to sink a similar amount of current to ground which repeats at the operating frequency of the power device. The power dissipated in the gate driver device package depends on the following factors:

- Gate charge required of the power MOSFET (usually a function of the drive voltage V_{GS}, which is very close to input bias supply voltage V_{DD} due to low V_{OH} drop-out)
- Switching frequency
- Use of external gate resistors

Because UCC27524A features very low quiescent currents and internal logic to eliminate any shoot-through in the output driver stage, their effect on the power dissipation within the gate driver can be safely assumed to be negligible.

When a driver device is tested with a discrete, capacitive load calculating the power that is required from the bias supply is fairly simple. The energy that must be transferred from the bias supply to charge the capacitor is given by $\Delta \vec{x}$ 1.

$$E_{G} = \frac{1}{2}C_{LOAD}V_{DD}^{2}$$

where

- C_{LOAD} is the load capacitor
- V_{DD}² is the bias voltage feeding the driver

There is an equal amount of energy dissipated when the capacitor is charged. This leads to a total power loss given by 公式 2.

$$P_{G} = C_{LOAD} V_{DD}^{2} f_{SW}$$

where

f _{SW} is the switching frequency	(2)
With V _{DD} = 12 V, C _{LOAD} = 10 nF and f _{SW} = 300 kHz the power loss is calculated with 公式 3	

 $P_{G} = 10 nF \times 12 V^{2} \times 300 kHz = 0.432 W$



(1)

(3)



Typical Application (接下页)

The switching load presented by a power MOSFET is converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications that provide the typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Q_q, the power that must be dissipated when charging a capacitor is determined which by using the equivalence $Q_{g} = C_{LOAD}V_{DD}$ to provide $\Delta \vec{x}$ 4 for power:

$$P_{G} = C_{LOAD} V_{DD}^{2} f_{SW} = Q_{g} V_{DD} f_{SW}$$

Assuming that the UCC27524A device is driving power MOSFET with 60 nC of gate charge (Q_a = 60 nC at V_{DD} = 12 V) on each output, the gate charge related power loss is calculated with 公式 5.

$$P_{G} = 2 \times 60 \text{ nC} \times 12 \text{ V} \times 300 \text{ kHz} = 0.432 \text{ W}$$

(5)

This power PG is dissipated in the resistive elements of the circuit when the MOSFET turns on or turns off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turnoff. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistances (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated as follows (see Δ 式 6):

$$P_{SW} = 0.5 \times Q_G \times VDD \times f_{SW} \times \left(\frac{R_{OFF}}{R_{OFF} + R_{GATE}} + \frac{R_{ON}}{R_{ON} + R_{GATE}}\right)$$

where

 $R_{OFF} = R_{OL}$ R_{ON} (effective resistance of pullup structure) = 1.5 x R_{OL}

In addition to the above gate-charge related power dissipation, additional dissipation in the driver is related to the power associated with the quiescent bias current consumed by the device to bias all internal circuits such as input stage (with pullup and pulldown resistors), enable, and UVLO sections. As shown in 🛽 4, the quiescent current is less than 0.6 mA even in the highest case. The quiescent power dissipation is calculated easily with Δ 式 7.

$$P_{Q} = I_{DD} V_{DD}$$
⁽⁷⁾

Assuming , $I_{DD} = 6$ mA, the power loss is:

$$P_{O} = 0.6 \text{ mA} \times 12 \text{ V} = 7.2 \text{ mW}$$

Clearly, this power loss is insignificant compared to gate charge related power dissipation calculated earlier.

With a 12-V supply, the bias current is estimated as follows, with an additional 0.6-mA overhead for the quiescent consumption:

$$I_{DD} \sim \frac{P_G}{V_{DD}} = \frac{0.432 \text{ W}}{12 \text{ V}} = 0.036 \text{ A}$$
 (9)

9.2.3 Application Curve

图 28 and 图 29 show the typical switching characteristics of the UCC27524A device.

(6)

(8)

UCC27524A

ZHCSBD7B-AUGUST 2013-REVISED OCTOBER 2014

www.ti.com.cn

Typical Application (接下页)







10 Power Supply Recommendations

The bias supply voltage range for which the UCC27524A device is rated to operate is from 4.5 V to 18 V. The lower end of this range is governed by the internal undervoltage-lockout (UVLO) protection feature on the V_{DD} pin supply circuit blocks. Whenever the driver is in UVLO condition when the V_{DD} pin voltage is below the V_{ON} supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 20-V absolute maximum voltage rating of the V_{DD} pin of the device (which is a stress rating). Keeping a 2-V margin to allow for transient voltage spikes, the maximum recommended voltage for the V_{DD} pin is 18 V.

The UVLO protection feature also involves a hysteresis function. This means that when the V_{DD} pin bias voltage has exceeded the threshold voltage and device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification VDD_H. Therefore, ensuring that, while operating at or near the 4.5-V range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown. During system shutdown, the device operation continues until the V_{DD} pin voltage has dropped below the V_{OFF} threshold which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system startup, the device does not begin operation until the V_{DD} pin voltage has exceeded above the V_{ON} threshold.

The quiescent current consumed by the internal circuit blocks of the device is supplied through the V_{DD} pin. Although this fact is well known, recognizing that the charge for source current pulses delivered by the OUTA/B pin is also supplied through the same V_{DD} pin is important. As a result, every time a current is sourced out of the output pins, a corresponding current pulse is delivered into the device through the VV_{DD}DD pin. Thus ensuring that local bypass capacitors are provided between the V_{DD} and GND pins and located as close to the device as possible for the purpose of decoupling is important. A low ESR, ceramic surface mount capacitor is a must. TI recommends having 2 capacitors; a 100-nF ceramic surface-mount capacitor which can be nudged very close to the pins of the device and another surface-mount capacitor of few microfarads added in parallel.

11 Layout

11.1 Layout Guidelines

Proper PCB layout is extremely important in a high-current fast-switching circuit to provide appropriate device operation and design robustness. The UCC27524A gate driver incorporates short propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power MOSFET to facilitate voltage transitions very quickly. At higher VDD voltages, the peak current capability is even higher (5-A peak current is at VDD = 12 V). Very high di/dt causes unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are strongly recommended when designing with these high-speed drivers.

- Locate the driver device as close as possible to power device in order to minimize the length of high-current traces between the output pins and the gate of the power device.
- Locate the VDD bypass capacitors between VDD and GND as close as possible to the driver with minimal trace length to improve the noise filtering. These capacitors support high peak current being drawn from VDD during turnon of power MOSFET. The use of low inductance surface-mounted-device (SMD) components such as chip resistors and chip capacitors is highly recommended.
- The turnon and turnoff current loop paths (driver device, power MOSFET and VDD bypass capacitor) must be minimized as much as possible in order to keep the stray inductance to a minimum. High di/dt is established in these loops at two instances during turnon and turnoff transients which induces significant voltage transients on the output pin of the driver device and Gate of the power MOSFET.
- Wherever possible, parallel the source and return traces to take advantage of flux cancellation
- Separate power traces and signal traces, such as output and input signals.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of
 the driver is connected to the other circuit nodes such as source of power MOSFET and ground of PWM
 controller at one, single point. The connected paths must be as short as possible to reduce inductance and
 be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT may corrupt the input signals during transition. The ground plane must not be a conduction path for any current loop. Instead the ground

UCC27524A ZHCSBD7B – AUGUST 2013– REVISED OCTOBER 2014



Layout Guidelines (接下页)

plane must be connected to the star-point with one single trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well

- In noisy environments, tying inputs of an unused channel of the UCC27524A device to VDD (in case of INx+) or GND (in case of INX-) using short traces in order to ensure that the output is enabled and to prevent noise from causing malfunction in the output may be necessary.
- Exercise caution when replacing the UCC2732x/UCC2742x devices with the UCC27524A device:
 - The UCC27524A device is a much stronger gate driver (5-A peak current versus 4-A peak current).
 - The UCC27524A device is a much faster gate driver (13-ns/13-ns rise and fall propagation delay versus 25-ns/35-ns rise and fall propagation delay).

11.2 Layout Example



图 30. UCC27524A Layout Example

11.3 Thermal Protection

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the device package. In order for a gate driver device to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. For detailed information regarding the thermal information table, please refer to Application Note from Texas Instruments entitled, *IC Package Thermal Metrics* (SPRA953).



Thermal Protection (接下页)

Among the different package options available for the UCC27524A device, power dissipation capability of the DGN package is of particular mention. The MSOP PowerPAD-8 (DGN) package offers a means of removing the heat from the semiconductor junction through the bottom of the package. This package offers an exposed thermal pad at the base of the package. This pad is soldered to the copper on the printed circuit board directly underneath the device package, reducing the thermal resistance to a very low value. This allows a significant improvement in heat-sinking over that available in the D package. The printed circuit board must be designed with thermal lands and thermal vias to complete the heat removal subsystem. Note that the exposed pads in the MSOP-8 (PowerPAD) package are not directly connected to any leads of the package, however, the PowerPAD is electrically and thermally connect to the substrate of the device which is the ground of the device. TI recommends to externally connect the exposed pads to GND in PCB layout for better EMI immunity.



12 器件和文档支持

12.1 商标

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.2 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.3 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对 本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准,对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售 都遵循在订单确认时所提供的TI 销售条款与条件。

TI保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权 限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明 示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法 律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障 及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而 对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2014, 德州仪器半导体技术(上海)有限公司



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
UCC27524AD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	27524A	Samples
UCC27524ADGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	524A	Samples
UCC27524ADGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	524A	Samples
UCC27524ADR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	27524A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27524ADGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC27524ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Nov-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27524ADGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
UCC27524ADR	SOIC	D	8	2500	853.0	449.0	35.0

GENERIC PACKAGE VIEW

PowerPAD VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

3 x 3, 0.65 mm pitch

DGN 8

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





4225482/A

PACKAGE OUTLINE

DGN0008G

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



PowerPAD is a trademark of Texas Instruments.

DGN0008G

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGN0008G

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司