



# UCC27511A-Q1 具有 4A 峰值拉电流和 8A 峰值灌电流的单通道高速、低侧栅极驱动器

## 1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 的下列结果：
  - 器件温度 1 级：-40°C 至 125°C 的环境运行温度范围
  - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 2
  - 器件充电器件模型 (CDM) ESD 分类等级 C4B
- 低成本栅极驱动器器件提供 NPN 和 PNP 离散解决方案的高品质替代产品
- 4A 峰值拉电流和 8A 峰值灌电流非对称驱动
- 强劲的灌电流提供增强的抗米勒接通效应性能
- UCC27511A-Q1 内的分离输出配置（可独立对接通和关闭速度实现简便调节）
- 快速传播延迟（典型值 13ns）
- 快速上升和下降时间（典型值 9ns 和 7ns）
- 4.5V 至 18V 单一电源范围
- $V_{DD}$  欠压闭锁 (UVLO) 期间输出保持低电平（确保加电和断电时无毛刺脉冲运行）
- 晶体管逻辑 (TTL) 和互补金属氧化物半导体 (CMOS) 兼容输入逻辑阈值（与电源电压无关）
- 针对高抗扰度的滞后逻辑阈值
- 双输入设计（选择一个反相 (IN- 引脚) 或者同相 (IN+ 引脚) 驱动器配置）
  - 未使用的输入引脚可被用于启用或者禁用功能
- 当输入引脚悬空时输出保持在低电平
- 输入引脚最大绝对电压电平不受  $V_{DD}$  引脚偏置电源电压的限制
- 输入引脚可承受 -5V 直流电压（低于接地 (GND) 引脚电压）

- 工作温度范围 -40°C 至 140°C
- 可选用 6 引脚 DBV（小外形尺寸晶体管封装 (SOT)-23）

## 2 应用

- 开关模式电源
- 直流到直流转换器
- 用于数字电源控制器的伴随栅极驱动器器件
- 太阳能、电机控制、不间断电源 (UPS)
- 用于新上市的宽带隙电源器件（例如 GaN）的栅极驱动器

## 3 说明

UCC27511A-Q1 器件是紧凑型栅极驱动器，可为 NPN 和 PNP 离散驱动器（缓冲电路）解决方案提供高品质替代方案。UCC27511A-Q1 器件是一款汽车应用级单通道低侧、高速栅极驱动器，适用于金属氧化物半导体场效应晶体管 (MOSFET)、绝缘栅门极晶体管 (IGBT) 和新上市的宽带隙电源器件（例如 GaN）。



UCC27511A-Q1 器件具有快速上升时间、快速下降时间和快速传播延迟，因此非常适合高速应用。此器件采用非对称驱动，具有 4A 峰值拉电流和 8A 峰值灌电流，从而提升了抗米勒接通效应能力。分离输出配置仅通过两个电阻器便轻松实现了对上升和下降时间的独立调节，并且无需使用外部二极管。

器件信息(1)

部件号	封装	封装尺寸（标称值）
UCC27511A-Q1	SOT-23 (6)	2.90mm x 1.60mm

(1) 如需了解所有可用封装，请见数据表末尾的可订购产品附录。

## 4 典型应用图



## 目录

1	特性 .....	1	8.2	Functional Block Diagram .....	12
2	应用 .....	1	8.3	Feature Description .....	12
3	说明 .....	1	8.4	Device Functional Modes .....	17
4	典型应用图 .....	1	9	<b>Application and Implementation</b> .....	18
5	修订历史记录 .....	2	9.1	Application Information .....	18
6	<b>Pin Configuration and Functions</b> .....	3	9.2	Typical Application .....	18
7	<b>Specifications</b> .....	4	10	<b>Power Supply Recommendations</b> .....	22
7.1	Absolute Maximum Ratings .....	4	11	<b>Layout</b> .....	23
7.2	Handling Ratings .....	4	11.1	Layout Guidelines .....	23
7.3	Recommended Operating Conditions .....	4	11.2	Layout Example .....	24
7.4	Thermal Information .....	4	12	器件和文档支持 .....	24
7.5	Electrical Characteristics .....	5	12.1	商标 .....	24
7.6	Switching Characteristics .....	6	12.2	静电放电警告 .....	24
7.7	Typical Characteristics .....	8	12.3	术语表 .....	24
8	<b>Detailed Description</b> .....	11	13	机械封装和可订购信息 .....	24
8.1	Overview .....	11			


## 5 修订历史记录

### Changes from Original (August 2014) to Revision A

### Page

• 已将器件状态从：产品预览改为：生产 .....	1
• Changed the ESD HBM Values From: MIN = -2000 V, MAX = 2000 V To: MIN = -4000 V, MAX = 4000 V .....	4

## 6 Pin Configuration and Functions



**Pin Functions**

PIN		I/O	FUNCTION
NO.	NAME		
1	V <sub>DD</sub>	I	Bias supply input.
2	OUTH	O	Sourcing current output of driver. Connect a resistor between the OUTH pin and the gate of the power-switching device to adjust turnon speed.
3	OUTL	O	Sinking current output of driver. Connect a resistor between the OUTL pin and the gate of the power-switching device to adjust turnoff speed.
4	GND	—	Ground. All signals referenced to this pin.
5	IN <sup>−</sup>	I	Inverting input. When the driver is used in non-inverting configuration, connect the IN <sup>−</sup> pin to GND in order to enable output. The OUTx pin is held low if the IN <sup>−</sup> pin is unbiased or floating.
6	IN <sup>+</sup>	I	Non-inverting input. When the driver is used in inverting configuration, connect the IN <sup>+</sup> pin to V <sub>DD</sub> in order to enable output. The OUTx pin is held low if the IN <sup>+</sup> pin is unbiased or floating.

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)(2)(3)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
Supply voltage	V <sub>DD</sub>		−0.3	20	V
Input voltage	IN+, IN− <sup>(4)</sup>		−6	20	
Output voltage	OUTH		−0.3	V <sub>DD</sub> + 0.3	
	OUTL	DC	−0.3	20	
		Repetitive pulse less than 200 ns <sup>(5)</sup>		−2	
Output continuous current (OUTH source current and OUTL sink current)	I <sub>O_DC</sub> (source)		0.3		A
	I <sub>O_DC</sub> (sink)		0.6		
Output pulsed current (0.5 μs) (OUTH source current and OUTL sink current)	I <sub>O_pulsed</sub> (source)		4		
	I <sub>O_pulsed</sub> (sink)		8		
Operating virtual junction temperature range, T <sub>J</sub>			−40	150	°C
Lead temperature	Soldering, 10 sec.		300		
	Reflow		260		

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND unless otherwise noted. Currents are positive into and negative out of the specified terminal. See the [Thermal Information](#) section for thermal limitations and considerations of packages.
- (3) These devices are sensitive to electrostatic discharge; follow proper device handling procedures.
- (4) Maximum voltage on input pins is not restricted by the voltage on the  $V_{DD}$  pin.
- (5) Values are verified by characterization on bench.

### 7.2 Handling Ratings

			MIN	MAX	UNIT
$T_{stg}$	Storage temperature range		−65	150	°C
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	−4000	4000	V
		Charged device model (CDM), per AEC Q100-011	−1000	1000	

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage	4.5	12	18	V
$V_I$	Input voltage, $IN+$ and $IN-$	−5		18	V
$T_A$	Operating junction temperature range	−40		140	°C

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DBV 6 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	217.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	97.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	72.2	
$\Psi_{JT}$	Junction-to-top characterization parameter	8.6	
$\Psi_{JB}$	Junction-to-board characterization parameter	71.6	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics

$V_{DD} = 12\text{ V}$ ,  $T_A = T_J = -40^\circ\text{C}$  to  $140^\circ\text{C}$ ,  $1\text{-}\mu\text{F}$  capacitor from  $V_{DD}$  to GND. Currents are positive into, negative out of the specified terminal.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
BIAS CURRENTS							
I <sub>(START)</sub>	Startup current	V <sub>DD</sub> = 3.4 V	IN+ = V <sub>DD</sub> , IN− = GND	40	100	160	μA
			IN+ = IN− = GND or IN+ = IN− = V <sub>DD</sub>	25	75	145	
			IN+ = GND, IN− = V <sub>DD</sub>	20	60	115	
UNDERVOLTAGE LOCKOUT (UVLO)							
V <sub>(ON)</sub>	Supply start threshold	T <sub>A</sub> = 25°C	3.91	4.2	4.5	V	
		T <sub>A</sub> = −40°C to 140°C	3.7	4.2	4.65		
V <sub>(OFF)</sub>	Minimum operating voltage after supply start		3.45	3.9	4.35		
V <sub>DD(hys)</sub>	Supply voltage hysteresis		0.2	0.3	0.5		
INPUTS (IN+, IN−)							
V <sub>IH(IN)</sub>	Input signal high threshold	Output high for IN+ pin, Output low for IN− pin		2.2	2.4	V	
V <sub>IL(IN)</sub>	Input signal low threshold	Output low for IN+ pin, Output high for IN− pin	1.0	1.2			
V <sub>hys(IN)</sub>	Input signal hysteresis			1			
SOURCE AND SINK CURRENT							
I <sub>P(SRC)</sub>	Source peak current <sup>(1)</sup>	C <sub>(LOAD)</sub> = 0.22 μF, f <sub>S</sub> = 1 kHz		−4		A	
I <sub>P(SNK)</sub>	Sink peak current <sup>(1)</sup>	C <sub>(LOAD)</sub> = 0.22 μF, f <sub>S</sub> = 1 kHz		8		A	
OUTPUTS (OUTH, OUTL, OUT)							
V <sub>OH</sub>	High output voltage	V <sub>DD</sub> = 12 V I <sub>(OUTH)</sub> = −10 mA		50	90	mV	
		V <sub>DD</sub> = 4.5 V I <sub>(OUTH)</sub> = −10 mA		60	130		
V <sub>OL</sub>	Low output voltage	V <sub>DD</sub> = 12 I <sub>(OUTL)</sub> = 10 mA		5	6.5		
		V <sub>DD</sub> = 4.5 V I <sub>(OUTL)</sub> = 10 mA		5.5	10		
R <sub>O(H)</sub>	Output pullup resistance <sup>(2)</sup>	V <sub>DD</sub> = 12 V I <sub>(OUTH)</sub> = −10 mA		5	7.5	Ω	
		V <sub>DD</sub> = 4.5 V I <sub>(OUTH)</sub> = −10 mA		5	11		
R <sub>O(L)</sub>	Output pulldown resistance	V <sub>DD</sub> = 12 V I <sub>(OUTL)</sub> = 10 mA		0.375	0.65		
		V <sub>DD</sub> = 4.5 V I <sub>(OUTL)</sub> = 10 mA		0.45	0.75		

(1) Ensured by Design.


(2)  $R_{O(H)}$  represents the on-resistance of P-channel MOSFET in pullup structure of the output stage of the UCC27511A-Q1 device.

## 7.6 Switching Characteristics


$V_{DD} = 12\text{ V}$ ,  $T_A = T_J = -40^\circ\text{C}$  to  $140^\circ\text{C}$ ,  $1\text{-}\mu\text{F}$  capacitor from  $V_{DD}$  to GND. Currents are positive into, negative out of the specified terminal. See [Figure 1](#), [Figure 2](#), [Figure 3](#), and [Figure 4](#)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_r$ Rise time <sup>(1)</sup>	$V_{DD} = 12\text{ V}$ $C_{(LOAD)} = 1.8\text{ nF}$ , connected to OUTH and OUTL pins tied together		8	12	ns
	$V_{DD} = 4.5\text{ V}$ $C_{(LOAD)} = 1.8\text{ nF}$		16	22	
$t_f$ Fall time <sup>(1)</sup>	$V_{DD} = 12\text{ V}$ $C_{(LOAD)} = 1.8\text{ nF}$ , connected to OUTH and OUTL pins tied together		7	11	ns
	$V_{DD} = 4.5\text{ V}$ $C_{(LOAD)} = 1.8\text{ nF}$		7	11	
$t_{d(1)}$ IN+ to output propagation delay <sup>(1)</sup>	$V_{DD} = 12\text{ V}$ 5-V input pulse $C_{(LOAD)} = 1.8\text{ nF}$ , connected to OUTH and OUTL pins tied together	4	13	23	ns
	$V_{DD} = 4.5\text{ V}$ 5-V input pulse $C_{(LOAD)} = 1.8\text{ nF}$ , connected to OUTH and OUTL pins tied together	4	15	26	
$t_{d(2)}$ IN– to output propagation delay <sup>(1)</sup>	$V_{DD} = 12\text{ V}$ $C_{(LOAD)} = 1.8\text{ nF}$ , connected to OUTH and OUTL pins tied together	4	13	23	ns
	$V_{DD} = 4.5\text{ V}$ $C_{(LOAD)} = 1.8\text{ nF}$ , connected to OUTH and OUTL pins tied together	4	19	30	


(1) See timing diagrams in [Figure 1](#), [Figure 2](#), [Figure 3](#), and [Figure 4](#).




**Figure 1. Non-Inverting Configuration  
(PWM Input to IN+ pin (IN– Pin Tied to GND),  
Output Represents OUTH and OUTL Pins Tied Together in the UCC27511A-Q1)**



**Figure 2. Inverting Configuration**  
(PWM Input to IN– Pin (IN+ Pin Tied to  $V_{DD}$ ),  
Output Represents OUTH and OUTL Pins Tied Together in the UCC27511A-Q1)



**Figure 3. Enable And Disable Function Using IN+ Pin**  
(Enable and Disable Signal Applied to IN+ Pin, PWM Input to IN– Pin,  
Output Represents OUTH and OUTL Pins Tied Together in the UCC27511A-Q1)



**Figure 4. Enable and Disable Function Using IN– Pin**  
(Enable and Disable Signal Applied to IN– Pin, PWM Input to IN+ Pin,  
Output Represents OUTH and OUTL Pins Tied Together in the UCC27511A-Q1)

## 7.7 Typical Characteristics




Figure 5. Startup Current vs Temperature




Figure 6. Operating Supply Current vs Temperature (Output Switching)




Figure 7. Supply Current vs Temperature (Output in DC On or Off Condition)




Figure 8. UVLO Threshold Voltage vs Temperature




Figure 9. Input Threshold vs Temperature






Figure 10. Output Pullup Resistance vs Temperature




## Typical Characteristics (continued)




**Figure 11. Output Pull-Down Resistance vs Temperature**




**Figure 12. Rise Time vs Temperature**




**Figure 13. Fall Time vs Temperature**



**Figure 14. Input to Output Propagation Delay vs Temperature**




**Figure 15. Operating Supply Current vs Frequency**




**Figure 16. Propagation Delays vs Supply Voltage**

## Typical Characteristics (continued)



**Figure 17. Rise Time vs Supply Voltage**



**Figure 18. Fall Time vs Supply Voltage**

## 8 Detailed Description

### 8.1 Overview

The UCC27511A-Q1 single-channel high-speed low-side gate-driver device is capable of effectively driving MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, the UCC27511A-Q1 device is capable of sourcing and sinking high peak-current pulses into capacitive loads offering rail-to-rail drive capability and extremely small propagation delay of 13 ns (typical).

The UCC27511A-Q1 device provides 4-A source, 8-A sink (asymmetrical drive) peak-drive current capability. Strong sink capability in asymmetrical drive boosts immunity against parasitic, Miller turnon effect. The UCC27511A-Q1 device also features a unique split output configuration where the gate-drive current is sourced through the OUTH pin and sunk through the OUTL pin. This unique pin arrangement allows the user to apply independent turnon and turnoff resistors to the OUTH and OUTL pins (respectively) and easily control the switching slew rates.

Alternatively the OUTH and OUTL pins can be tied together, which results in a typical gate driver output configuration where the source and sink currents are delivered from the same pin. In case of UCC27511A-Q1 device, the state of the device's output is simply determined by the combined states of the OUTH and OUTL pins when tied together. Output high implies that OUTH pin is pulled close to  $V_{DD}$  pin bias voltage while OUTL pin is in high-impedance state. Similarly output low implies that OUTL pin is pulled close to the GND pin while OUTH pin is in high-impedance state. OUTH pulled to  $V_{DD}$ , while OUTL pulled to GND pin simultaneously is not a valid state for the device.

The UCC27511A-Q1 device is designed to operate over a wide  $V_{DD}$  range of 4.5 to 18 V and wide temperature range of  $-40^{\circ}\text{C}$  to  $140^{\circ}\text{C}$ . Internal undervoltage lockout (UVLO) circuitry on the  $V_{DD}$  pin holds the output low outside  $V_{DD}$  operating range. The capability to operate at low voltage levels, such as below 5 V, along with best-in-class switching characteristics, is especially suited for driving emerging wide band-gap power-switching devices such as GaN power-semiconductor devices.

The UCC27511A-Q1 device features a dual-input design which offers flexibility of implementing both inverting (IN– pin) and non-inverting (IN+ pin) configuration with the same device. Either the IN+ or IN– pin can be used to control the state of the driver output. The unused input pin can be used for enable and disable functions. For system robustness, internal pullup and pulldown resistors on the input pins ensure that outputs are held low when the input pins are in floating condition. Therefore the unused input pin is not left floating and must be properly biased to ensure that driver output is in enabled for normal operation.

The input pin threshold of the UCC27511A-Q1 device is based on TTL and CMOS-compatible low-voltage logic which is fixed and independent of the  $V_{DD}$  supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.


**Table 1. UCC27511A-Q1 Device Summary**

PART NUMBER	PACKAGE	PEAK CURRENT (SOURCE, SINK)	INPUT THRESHOLD LOGIC
UCC27511A-Q1DBV	SOT-23, 6 pin	4-A, 8-A (Asymmetrical Drive)	CMOS/TTL-Compatible (low voltage, independent of $V_{DD}$ bias voltage)

**Table 2. UCC27511A-Q1 Features and Benefits**

FEATURE	BENEFIT
High source and sink current capability 4 A and 8 A (Asymmetrical) – UCC27511A-Q1 device	High current capability offers flexibility in employing UCC2751x family of devices to drive a variety of power switching devices at varying speeds
best-in-class 13-ns (typ) propagation delay	Extremely low pulse-transmission distortion
Expanded $V_{DD}$ Operating range of 4.5 V to 18 V	Flexibility in system design
Expanded operating temperature range of $-40^{\circ}\text{C}$ to $140^{\circ}\text{C}$ (See the <a href="#">Electrical Characteristics</a> table)	Low $V_{DD}$ operation ensures compatibility with emerging wide band-gap power devices such as GaN
$V_{DD}$ UVLO Protection	Outputs are held low in UVLO condition, which ensures predictable glitch-free operation at power up and power down
Outputs held low when input pins (INx) in floating condition	Enables the device to pass abnormal-condition system tests and delivers robust operation
Ability of input pins (and enable pin in UCC27518/9) to handle voltage levels not restricted by $V_{DD}$ pin bias voltage	System simplification, especially related to auxiliary bias supply architecture
Split output structure in the UCC27511A-Q1 device (OUTH, OUTL)	Allows independent optimization of turnon and turnoff speeds
Strong sink current (8 A) and low pulldown impedance ( $0.375\ \Omega$ ) in the UCC27511A-Q1 device	High immunity to $C \times dV/dt$ Miller turnon events
CMOS/TTL compatible input-threshold logic with wide hysteresis in the UCC27511A-Q1 device	Enhanced noise immunity, while retaining compatibility with microcontroller logic-level input signals (3.3 V, 5 V) optimized for digital power

## 8.2 Functional Block Diagram



## 8.3 Feature Description

In the following sections, the term *output*, or *OUT* refers to the combined state that results when the OUTH pin is tied directly to the OUTL pin. As stated earlier, *output high*, or *OUT high* refers to the state when the OUTH pin is pulled close to  $V_{DD}$  pin bias voltage while the OUTL pin is in high-impedance state. Similarly *output low* or *OUT low* implies that the OUTL pin is pulled close to the GND pin while the OUTH pin is in high-impedance state.


### 8.3.1 $V_{DD}$ and Undervoltage Lockout

The UCC27511A-Q1 device has an internal undervoltage-lockout (UVLO) protection feature on the  $V_{DD}$  pin supply circuit blocks. Whenever the driver is in UVLO condition (for example when the  $V_{DD}$  voltage is less than  $V_{(ON)}$  during power up and when the  $V_{DD}$  voltage is less than  $V_{(OFF)}$  during power down), this circuit holds all outputs low, regardless of the status of the inputs. The UVLO is typically 4.2 V with 300-mV typical hysteresis. This hysteresis prevents chatter when low  $V_{DD}$  supply voltages have noise from the power supply and also when there are droops in the  $V_{DD}$  bias voltage when the system commences switching and a sudden increase in  $I_{DD}$  occurs. The capability to operate at low voltage levels such as below 5 V, along with best-in-class switching characteristics, is especially suited for driving emerging GaN wide band-gap power-semiconductor devices.


## Feature Description (continued)

For example, at power up, the UCC27511A-Q1 driver output remains LOW until the  $V_{DD}$  voltage reaches the UVLO threshold. The magnitude of the OUT signal rises with  $V_{DD}$  until steady-state  $V_{DD}$  is reached. In the non-inverting operation (PWM signal applied to IN+ pin) shown in Figure 19, the output remains LOW until the UVLO threshold is reached, and then the output is IN-phase with the input. In the inverting operation (PWM signal applied to IN– pin) shown in Figure 20 the output remains low until the UVLO threshold is reached, and then the output is out-phase with the input. In both cases, the unused input pin must be properly biased to enable the output. Note that in these devices the output turns to high state only if the IN+ pin is high and the IN– pin is low after the UVLO threshold is reached.

Because the driver draws current from the  $V_{DD}$  pin to bias all internal circuits, for the best high-speed circuit performance, two  $V_{DD}$ -bypass capacitors are recommended to prevent noise problems. The use of surface-mount components is highly recommended. A 0.1- $\mu$ F ceramic capacitor should be located as close as possible to the  $V_{DD}$  to GND pins of the gate driver. In addition, to help deliver the high-current peaks required by the load, a larger capacitor (such as one with a value of 1  $\mu$ F) with relatively low ESR should be connected in parallel and close proximity. The parallel combination of capacitors should present a low impedance characteristic for the expected current levels and switching frequencies in the application.



**Figure 19. Power-Up (Non-Inverting Drive)**



**Figure 20. Power-Up (Inverting Drive)**

### 8.3.2 Operating Supply Current

The UCC27511A-Q1 device features very low quiescent  $I_{DD}$  currents. The typical operating-supply current in undervoltage-lockout (UVLO) state and fully-on state (under static and switching conditions) are summarized in Figure 5, Figure 6 and Figure 7. The  $I_{DD}$  current when the device is fully on and outputs are in a static state (DC high or DC low, refer Figure 7) represents lowest quiescent  $I_{DD}$  current when all the internal logic circuits of the device are fully operational. The total supply current is the sum of the quiescent  $I_{DD}$  current, the average  $I_O$  current because of switching, and finally any current related to pullup resistors on the unused input pin. For example, when the inverting input pin is pulled low additional current is drawn from the  $V_{DD}$  supply through the pullup resistors (see the *Functional Block Diagram*). Knowing the operating frequency ( $f_S$ ) and the MOSFET gate ( $Q_G$ ) charge at the drive voltage being used, the average  $I_O$  current can be calculated as product of  $Q_G$  and  $f_S$ .

A complete characterization of the  $I_{DD}$  current as a function of switching frequency at different  $V_{DD}$  bias voltages under 1.8-nF switching load is provided in Figure 15. The strikingly linear variation and close correlation with the theoretical value of the average  $I_O$  indicates negligible shoot-through inside the gate-driver device attesting to the high-speed characteristics.

### 8.3.3 Input Stage

The input pins of the UCC27511A-Q1 device is based on a TTL and CMOS compatible input-threshold logic that is independent of the  $V_{DD}$  supply voltage. With a typically high threshold of 2.2 V and a typically low threshold of 1.2 V, the logic-level thresholds can be conveniently driven with PWM control signals derived from 3.3-V and 5-V digital-power controllers. Wider hysteresis (1 V typical) offers enhanced noise immunity compared to traditional TTL-logic implementations, where the hysteresis is typically less than 0.5 V. This device also feature tight control of the input-pin threshold-voltage levels which eases system design considerations and ensures stable operation across temperature. The very-low input capacitance on these pins reduces loading and increases switching speed.

## Feature Description (continued)

Whenever any of the input pins are in a floating condition, the output of the respective channel is held in the low state. This function is achieved using  $V_{DD}$ -pullup resistors on all the inverting inputs (IN– pin) or GND-pulldown resistors on all the non-inverting input pins (IN+ pin), (see the [Functional Block Diagram](#)).

The device also features a dual-input configuration with two input pins available to control the state of the output. The user has the flexibility to drive the device using either a non-inverting input pin (IN+) or an inverting input pin (IN–). The state of the output pin is dependent on the bias on both the IN+ and IN– pins. For additional clarification, refer to the I/O-logic truth table ([Table 3](#)) and the typical application diagrams, ([Figure 22](#) and [Figure 23](#)).

When an input pin is selected for PWM drive, the other input pin (the *unused* input pin) must be properly biased in order to enable the output. As previously stated, the *unused* input pin cannot remain in a floating condition because whenever any input pin is left in a floating condition the output is disabled. Alternatively, the *unused* input pin can effectively be used to implement an enable or disable function. The following explains this function:

- In order to drive the device in a non-inverting configuration, apply the PWM-control input signal to IN+ pin. In this case, the *unused* input pin, IN–, must be biased low (such as tied to GND) in order to enable the output.
  - Alternately, the IN– pin is used to implement the enable or disable function using an external logic signal. OUT is disabled when IN– is biased high and OUT is enabled when IN– is biased low.
- In order to drive the device in an inverting configuration, apply the PWM-control input signal to IN– pin. In this case, the *unused* input pin, IN+, must be biased high (such as tied to  $V_{DD}$ ) in order to enable the output.
  - Alternately, the IN+ pin is used to implement the enable or disable function using an external logic signal. OUT is disabled when IN+ is biased low and OUT is enabled when IN+ is biased high.
- Finally, note that the output pin can be driven into a high state **only** when the IN+ pin is biased high and the IN– input is biased low.

The input stage of the driver is preferably driven by a signal with a short rise or fall time. Use caution whenever the driver is used with slowly varying input signals, especially in situations where the device is located in a mechanical socket or PCB layout that is not optimal:

- High  $dI/dt$  current from the driver output coupled with board layout parasitics can cause ground bounce. The differential voltage between input pins and GND is modified and triggers an unintended change of output state because of fast 13-ns propagation delay which can ultimately result in high-frequency oscillations that increase power dissipation and pose a risk of damage to the device.
- A 1-V input-threshold hysteresis boosts noise immunity compared to most other industry standard drivers.
- In the worst case, when a slow input signal is used and PCB layout is not optimal, adding a small capacitor (1 nF) between the input pin and GND pin very close to the driver device may be necessary which helps to convert the differential mode noise with respect to the input-logic circuitry into common-mode noise and avoid unintended change of output state.

If limiting the rise or fall times to the power device is the primary goal, then an external resistance is highly recommended between the output of the driver and the power device instead of adding delays on the input signal. This external resistor has the additional benefit of reducing part of the gate-charge related power dissipation in the gate-driver device package and transferring the power dissipation into the external resistor.

### 8.3.4 Enable Function

As mentioned earlier, an enable and disable function is easily implemented in UCC27511A-Q1 device using the *unused* input pin. When the IN+ pin is pulled down to GND or the IN– pin is pulled down to  $V_{DD}$ , the output is disabled. Thus the IN+ pin can be used like an enable pin that is based on active-high logic, while the IN– pin can be used like an enable pin that is based on active-low logic.

### 8.3.5 Output Stage

[Figure 21](#) shows the output stage of the UCC27511A-Q1 device. The UCC27511A-Q1 device features a unique architecture on the output stage which delivers the highest peak-source current when the peak source current is most needed during the Miller plateau region of the power switch turnon transition (when the power-switch drain or collector voltage experiences  $dV/dt$ ). The device output stage features a hybrid pullup structure using a parallel arrangement of N-channel and P-channel MOSFET devices. By turning on the N-channel MOSFET during a narrow instant when the output changes state from low to high, the gate-driver device is able to deliver a brief boost in the peak-sourcing current enabling fast turnon.

## Feature Description (continued)




Figure 21. UCC27511A-Q1 Gate Driver Output Structure

The  $R_{O(H)}$  parameter (see the [Electrical Characteristics](#) table) is a DC measurement and is representative of the on-resistance of the P-channel device only, because the N-Channel device is turned on only during output change of state from low to high. Thus the effective resistance of the hybrid pullup stage is much lower than what is represented by  $R_{O(H)}$  parameter. The pulldown structure is composed of a N-channel MOSFET only. The  $R_{O(L)}$  parameter (see the [Electrical Characteristics](#) table), which is also a DC measurement, is representative of true impedance of the pulldown stage in the device. In the UCC27511A-Q1 device, the effective resistance of the hybrid pullup structure is approximately  $2.7 \times R_{O(L)}$ .

The UCC27511A-Q1 device features a unique split output configuration where the gate-drive current is sourced through the OUTH pin and sunk through the OUTL pin. This unique pin arrangement allows users to apply independent turnon and turnoff resistors to the OUTH and OUTL pins respectively and easily control the turnon and turnoff switching dV/dt. This pin arrangement, along with the low pulldown impedance of the output driver stage, is especially useful in applications where a high  $C \times dV/dt$  Miller turnon immunity is needed (such as with GaN power switches, SR MOSFETs and other applications) and the OUTL pin can be directly tied to the gate of the power device.





Figure 22. Using Non-Inverting Input (IN- Is Grounded To Enable Output)


## Feature Description (continued)



**Figure 23. Using Inverting Input (IN+ Is Tied To  $V_{DD}$  Enable Output)**

The UCC27511A-Q1 device is capable of delivering 4-A source, 8-A sink (asymmetrical drive) at  $V_{DD}$  equal to 12 V. Strong sink capability in asymmetrical drive results in a very-low pulldown impedance in the driver output stage which boosts immunity against parasitic, Miller turnon ( $C \times dV/dt$  turnon) effect, especially where the low gate-charge MOSFETs or emerging wide band-gap GaN-power switches are used.

An example of a situation where the Miller turnon effect is a concern is synchronous rectification (SR). In an SR application, the  $dV/dt$  occurs on the MOSFET drain when the MOSFET is already held in off state by the gate driver. The current discharging the  $C_{(GD)}$  Miller capacitance during this  $dV/dt$  is shunted by the pulldown stage of the driver. If the pulldown impedance is not low enough then a voltage spike can result in the  $V_{GS}$  of the MOSFET, which can result in spurious turnon. This phenomenon is shown in Figure 24. The UCC27511A-Q1 device offers a best-in-class, 0.375- $\Omega$  (typ) pulldown impedance boosting immunity against Miller turnon.



**Figure 24. Very-Low Pulldown Impedance in UCC27511A-Q1, 4-A and 8-A Asymmetrical Drive (Output Stage Mitigates Miller Turnon Effect)**

The driver-output voltage swings between the  $V_{DD}$  and GND pins which provides rail-to-rail operation as a result of the MOS-output stage which delivers very-low dropout. The presence of the MOSFET-body diodes also offers low impedance to switching overshoots and undershoots. In many cases, external Schottky diode clamps are eliminated. The outputs of these drivers are designed to withstand 500-mA reverse current without either damage to the device or logic malfunction.



## Feature Description (continued)

### 8.3.6 Low Propagation Delays

The UCC27511A-Q1 driver device features best-in-class input-to-output propagation delay of 13 ns (typical) at  $V_{DD}$  equal to 12 V, which promises the lowest level of pulse transmission distortion available from industry-standard gate-driver devices for high-frequency switching applications. As shown in [Figure 14](#), very little variation in propagation delay occurs with temperature and supply voltage, offering typically less than 20-ns propagation delays across the entire range of application conditions.

## 8.4 Device Functional Modes

The device operates in normal mode and UVLO mode. See the [V<sub>DD</sub> and Undervoltage Lockout](#) section for information on UVLO operation mode. In the normal mode the output state is dependent on states of the IN+ and IN– pins. [Table 3](#) lists the output states for different input pin combinations.

**Table 3. Device Logic Table**

IN+ PIN	IN– PIN	OUTH PIN	OUTL PIN	OUT (OUTH AND OUTL PINS TIED TOGETHER IN THE UCC27511A-Q1)
L	L	High impedance	L	L
L	H	High impedance	L	L
H	L	H	High impedance	H
H	H	High impedance	L	L
x <sup>(1)</sup>	Any	High impedance	L	L
Any	x <sup>(1)</sup>	High impedance	L	L

(1) x = Floating Condition

## 9 Application and Implementation

### 9.1 Application Information


High-current gate-driver devices are required in switching-power applications for a variety of reasons. In order to effect fast switching of power devices and reduce associated switching power losses, a powerful gate driver employs between the PWM output of controllers and the gates of the power-semiconductor devices. Further, gate drivers are indispensable when having the PWM controller directly drive the gates of the switching devices is impossible. With the advent of digital power, this situation will be encountered often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which is not capable of effectively turning on a power switch.

A level-shifting circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN and PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because these circuits lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also satisfy other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses into the controller.

Finally, emerging wide bandgap power device technologies, such as GaN based switches, which are capable of supporting very high switching frequency operation, are driving very special requirements in terms of gate drive capability. These requirements include operation at low  $V_{DD}$  voltages (5 V or lower), low propagation delays and availability in compact, low-inductance packages with good thermal capability. In summary gate-driver devices are extremely important components in switching power combining benefits of high-performance low-cost component count and board-space reduction and simplified system design.

### 9.2 Typical Application

Figure 25 shows the typical application of UCC27511A-Q1 device when used as a gate driver for the power MOSFET in a boost-converter application (for example, AC-DC power factor correction in AC-DC chargers for electric vehicles). In this application the UCC27511 device is used in the non-inverting input configuration.



**Figure 25. Typical Application in PFC Power Stage**

## Typical Application (continued)

### 9.2.1 Design Requirements

When selecting the proper gate driver device for an end application, some design considerations must be evaluated first in order to make the most appropriate selection. Among these considerations are input-to-output configuration, the input threshold type, bias supply voltage levels, peak source and sink currents, availability of independent enable and disable functions, propagation delay, power dissipation, and package type.

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Input-to-Output Logic

The design should specify which type of input-to-output configuration should be used. If turning on the power MOSFET or IGBT when the input signal is in high state is preferred, then the non-inverting configuration must be selected. If turning off the power MOSFET or IGBT when the input signal is in high state is preferred, the inverting configuration must be chosen. The UCC27511A-Q1 device can be configured in either an inverting or non-inverting input-to-output configuration using the IN<sup>–</sup> or IN<sup>+</sup> pins respectively. To configure the device for use in inverting mode, tie the IN<sup>+</sup> pin to V<sub>DD</sub> and apply the input signal to the IN<sup>–</sup> pin. For the non-inverting configuration, tie the IN<sup>–</sup> pin to GND and apply the input signal to the IN<sup>+</sup> pin.

#### 9.2.2.2 Input Threshold type

The type of Input voltage threshold determines the type of controller that can be used with the gate driver device. The UCC27511A-Q1 device features a TTL and CMOS-compatible input threshold logic, with wide hysteresis. The threshold voltage levels are low voltage and independent of the V<sub>DD</sub> supply voltage, which allows compatibility with both logic-level input signals from microcontrollers as well as higher-voltage input signals from analog controllers. See the [Electrical Characteristics](#) table for the actual input threshold voltage levels and hysteresis specifications for the UCC27511A-Q1 device.

#### 9.2.2.3 V<sub>DD</sub> Bias Supply Voltage

The bias supply voltage to be applied to the V<sub>DD</sub> pin of the device should never exceed the values listed in the [Recommended Operating Conditions](#) table. However, different power switches demand different voltage levels to be applied at the gate terminals for effective turnon and turnoff. With certain power switches, a positive gate voltage may be required for turnon and a negative gate voltage may be required for turnoff, in which case the V<sub>DD</sub> bias supply equals the voltage differential. With a wide operating range from 4.5 V to 18 V, the UCC27511A-Q1 device can be used to drive a variety of power switches, such as Si MOSFETs (for example, V<sub>GS</sub> = 4.5 V, 10 V, 12 V), IGBTs (V<sub>GE</sub> = 15 V, 18 V), and wide-bandgap power semiconductors (such as GaN, certain types of which allow no higher than 6 V to be applied to the gate terminals).

#### 9.2.2.4 Peak Source and Sink Currents

Generally, switching the speed of the power switch during turnon and turnoff should be as fast as possible in order to minimize switching power losses. The gate driver device must be able to provide the required peak current for achieving the targeted switching speeds for the targeted power MOSFET.

Using the example of a power MOSFET, the system requirement for the switching speed is typically described in terms of the slew rate of the drain-to-source voltage of the power MOSFET (such as dV<sub>DS</sub>/dt). For example, the system requirement might state that a SPP20N60C3 power MOSFET must be turned-on with a dV<sub>DS</sub>/dt of 20 V/ns or higher under a DC bus voltage of 400 V in a continuous-conduction-mode (CCM) boost PFC-converter application. This type of application is an inductive hard-switching application and reducing switching power losses is critical. This requirement means that the entire drain-to-source voltage swing during power MOSFET turn-on event (from 400 V in the OFF state to V<sub>DS(on)</sub> in on state) must be completed in approximately 20 ns or less. When the drain-to-source voltage swing occurs, the Miller charge of the power MOSFET (Q<sub>GD</sub> parameter in SPP20N60C3 power MOSFET data sheet = 33 nC typical) is supplied by the peak current of gate driver. According to power MOSFET inductive switching mechanism, the gate-to-source voltage of the power MOSFET at this time is the Miller plateau voltage, which is typically a few volts higher than the threshold voltage of the power MOSFET, V<sub>GS(TH)</sub>.

## Typical Application (continued)

In order to achieve the targeted  $dV_{DS}/dt$ , the gate driver must be capable of providing the  $Q_{GD}$  charge in 20 ns or less. In other words a peak current of 1.65 A ( $= 33 \text{ nC} / 20 \text{ ns}$ ) or higher must be provided by the gate driver. The UCC27511-Q1 gate driver is capable of providing 4-A peak sourcing current which clearly exceeds the design requirement and has the capability to meet the switching speed needed. The 2.4x overdrive capability provides an extra margin against part-to-part variations in the  $Q_{GD}$  parameter of the power MOSFET along with additional flexibility to insert external gate resistors and fine tune the switching speed for efficiency versus EMI optimizations.

However, in practical designs the parasitic trace inductance in the gate drive circuit of the PCB will have a definitive role to play on the power MOSFET switching speed. The effect of this trace inductance is to limit the  $dI/dt$  of the output current pulse of the gate driver. In order to illustrate this, consider output current pulse waveform from the gate driver to be approximated to a triangular profile, where the area under the triangle ( $\frac{1}{2} \times I_{PEAK} \times \text{time}$ ) would equal the total gate charge of the power MOSFET ( $Q_G$  parameter in SPP20N60C3 power MOSFET datasheet = 87 nC typical). If the parasitic trace inductance limits the  $dI/dt$  then a situation may occur in which the full peak current capability of the gate driver is not fully achieved in the time required to deliver the  $Q_G$  required for the power MOSFET switching. In other words the time parameter in the equation would dominate and the  $I_{PEAK}$  value of the current pulse would be much less than the true peak current capability of the device, while the required  $Q_G$  is still delivered. Because of this, the desired switching speed may not be realized, even when theoretical calculations indicate the gate driver is capable of achieving the targeted switching speed. Thus, placing the gate driver device very close to the power MOSFET and designing a tight gate drive-loop with minimal PCB trace inductance is important to realize the full peak-current capability of the gate driver.

### 9.2.2.5 Enable and Disable Function

Certain applications demand independent control of the output state of the driver without involving the input signal. A pin which offers an enable and disable function achieves this requirement. The UCC27511A-Q1 device offers 2 input pins,  $IN+$  and  $IN-$ , both of which control the state of the output as listed in [Table 3](#). Based on whether an inverting or non-inverting input signal is provided to the driver, the appropriate input pin can be selected as the primary input for controlling the gate driver. The other *unused* input pin can be conveniently used for the enable and disable functionality. If the design does not require an enable function, the unused input pin can be tied to either the  $V_{DD}$  pin (in case  $IN+$  is the unused pin), or GND (in case  $IN-$  is unused pin) in order to ensure it does not affect the output status.

### 9.2.2.6 Propagation delay

The acceptable propagation delay from the gate driver is dependent on the switching frequency at which it is used and the acceptable level of pulse distortion to the system. The UCC27511A-Q1 device features industry best-in-class 13-ns (typical) propagation delays which ensures very little pulse distortion and allows operation at very high-frequencies. See the [Switching Characteristics](#) table for the propagation and switching characteristics of the UCC27511A-Q1 device.

### 9.2.2.7 Thermal Information

The useful range of a driver is greatly affected by the drive-power requirements of the load and the thermal characteristics of the package. In order for a gate driver to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The thermal metrics for the driver package is listed in the [Thermal Information](#) table. For detailed information regarding the [Thermal Information](#) table, please refer to the Application Note from Texas Instruments entitled *IC Package Thermal Metrics* ([SPRA953](#)).

The UCC27511A-Q1 device is offered in a SOT-23, 6-pin package (DBV). The [Thermal Information](#) section lists the thermal performance metrics related to SOT-23 package. The  $\psi_{JT}$  and  $\psi_{JB}$  metrics are used when estimating the die temperature during actual application measurements.

Heat removal occurs primarily through the leads of the device and the PCB traces connected to the leads.

## Typical Application (continued)

### 9.2.2.8 Power Dissipation

Power dissipation of the gate driver has two portions as shown in Equation 1.

$$P_D = P_{D(DC)} + P_{D(SW)}$$

where

- $P_D$  is the power dissipation
  - $P_{D(DC)}$  is the DC portion of the power dissipation
  - $P_{D(SW)}$  is the power dissipated in the gate-driver package during switching
- (1)

Use Equation 2 to calculate the DC portion of the power dissipation.

$$P_{P(DC)} = I_Q \times V_{DD}$$

where

- $I_Q$  is the quiescent current for the driver
- (2)

The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections, and also any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of parasitic capacitances, parasitic shoot-through, and others). The UCC27511A-Q1 device features very low quiescent currents (less than 1 mA, see Figure 7) and contains internal logic to eliminate any shoot-through in the output driver stage. Thus the effect of the  $P_{D(DC)}$  on the total power dissipation within the gate driver can be assumed to be negligible.

The power dissipated in the gate-driver package during switching ( $P_{D(SW)}$ ) depends on the following factors:

- The gate charge required of the power device (usually a function of the drive voltage  $V_G$ , which is very close to input bias supply voltage  $V_{DD}$  because of low  $V_{O(H)}$  drop-out).
- The switching frequency ( $f_S$ )
- Use of external gate resistors ( $R_{(GATE)}$ )

When a driver device is tested with a discrete, capacitive load calculating the power that is required from the bias supply is fairly simple. The energy to charge the capacitor is given by Equation 3.

$$E_G = \frac{1}{2} C_{(LOAD)} \times V_{DD}^2$$

Where

- $C_{(LOAD)}$  is load capacitor
  - $V_{DD}$  is bias voltage feeding the driver
  - $E_G$  is the energy stored in the capacitor when it is charged to  $V_{DD}$
- (3)

An equal amount of energy dissipates when the capacitor is charged which leads to a total power loss given by Equation 4.

$$P_{tot} = C_{(LOAD)} \times V_{DD}^2 \times f_S$$

where

- $P_{tot}$  is the total power loss
  - $f_S$  is the switching frequency
- (4)

The switching load presented by a power MOSFET or IGBT is converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications of typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge,  $Q_G$ , determine the power that must be dissipated when charging a capacitor (calculated using Equation 5, to provide Equation 6).

$$Q_G = C_{(LOAD)} \times V_{DD}$$
(5)

$$P_{tot} = C_{(LOAD)} \times V_{DD}^2 \times f_S = Q_G \times V_{DD} \times f_S$$
(6)



## Typical Application (continued)

This power,  $P_{tot}$ , is dissipated in the resistive elements of the circuit when the MOSFET or IGBT is being turned on or off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turnoff. When no external gate resistor is employed between the driver and MOSFET or IGBT, this power is completely dissipated inside the driver package. With the use of external gate-drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistance (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated in Equation 7.

$$P_{D(SW)} = 0.5 \times Q_G \times V_{DD} \times f_S \times \left( \frac{R_{(OFF)}}{R_{(OFF)} + R_{(GATE)}} + \frac{R_{(ON)}}{R_{(ON)} + R_{(GATE)}} \right)$$



where

- $R_{(OFF)} = R_{O(L)}$
- $R_{(ON)}$  (effective resistance of pullup structure) =  $2.7 \times R_{O(L)}$

(7)

### 9.2.3 Application Curves

Figure 26 and Figure 27 show the typical switching characteristics of the UCC27511A-Q1 device.



## 10 Power Supply Recommendations

The bias supply voltage range for which the UCC27511A-Q1 device is rated to operate is from 4.5 V to 18 V. The lower end of this range is governed by the internal undervoltage-lockout (UVLO) protection feature on the  $V_{DD}$  pin supply circuit blocks. Whenever the driver is in UVLO condition when the  $V_{DD}$  pin voltage is below the  $V_{(ON)}$  supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 20-V absolute maximum voltage rating of the  $V_{DD}$  pin of the device (which is a stress rating). Keeping a 2-V margin to allow for transient voltage spikes, the maximum recommended voltage for the  $V_{DD}$  pin is 18 V.

The UVLO protection feature also involves a hysteresis function. This means that when the  $V_{DD}$  pin bias voltage has exceeded the threshold voltage and device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification  $V_{DD(hys)}$ . Therefore, ensuring that, while operating at or near the 4.5V range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown.

During system shutdown, the device operation continues until the  $V_{DD}$  pin voltage has dropped below the  $V_{(OFF)}$  threshold which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system startup, the device does not begin operation until the  $V_{DD}$  pin voltage has exceeded above the  $V_{(ON)}$  threshold.

The quiescent current consumed by the internal circuit blocks of the device is supplied through the  $V_{DD}$  pin. Although this fact is well known, recognizing that the charge for source current pulses delivered by the OUTH pin is also supplied through the same  $V_{DD}$  pin is important. As a result, every time a current is sourced out of the output pins (OUTH), a corresponding current pulse is delivered into the device through the  $V_{DD}$  pin. Thus ensuring that local bypass capacitors are provided between the  $V_{DD}$  and GND pins and located as close to the device as possible for the purpose of decoupling is important. A low ESR, ceramic surface mount capacitor is a must. TI recommends to have 2 capacitors; a 100-nF ceramic surface-mount capacitor which can be nudged very close to the pins of the device and another surface-mount capacitor of few microfarads added in parallel.

## 11 Layout

### 11.1 Layout Guidelines

Proper PCB layout is extremely important in a high-current fast-switching circuit to provide appropriate device operation and design robustness. The UCC27511A-Q1 gate driver incorporates short-propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power switch to facilitate voltage transitions very quickly. At higher  $V_{DD}$  voltages, the peak-current capability is even higher (4-A/8-A peak current is at  $V_{DD}$  equal to 12 V). Very high  $di/dt$  causes unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit-layout guidelines are strongly recommended when designing with these high-speed drivers.

- Place the driver device as close as possible to power device in order to minimize the length of high-current traces between the output pins and the gate of the power device.
- Place the  $V_{DD}$ -bypass capacitors between the  $V_{DD}$  pin and GND as close as possible to the driver with minimal trace length to improve the noise filtering. These capacitors support high-peak current being drawn from  $V_{DD}$  during turnon of power MOSFET. The use of low inductance surface-mount components such as chip resistors and chip capacitors is highly recommended.
- The turnon and turnoff current-loop paths (driver device, power MOSFET, and  $V_{DD}$  bypass capacitor) should be minimized as much as possible in order to keep the stray inductance to a minimum. High  $dI/dt$  is established in these loops at two instances – during turnon and turnoff transients, which will induce significant voltage transients on the output pin of the driver device and gate of the power switch.
- Wherever possible, parallel the source and return traces, taking advantage of flux cancellation.
- Separate power traces and signal traces, such as the output and input signals.
- Minimize noise coupling from one current loop to another with star-point grounding or other techniques. The GND of the driver should be connected to the other circuit nodes such as source of power switch, ground of PWM controller, and others at one single point. The connected paths should be as short as possible to reduce inductance and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT may corrupt the input signals during transition. The ground plane must not be a conduction path for any current loop. Instead the ground plane must be connected to the star-point with one single trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well.
- In noisy environments, tying the unused Input pin of UCC27511A-Q1 device to the  $V_{DD}$  (in case of IN+) pin or GND (in case of IN–) using short traces in order to ensure that the output is enabled and to prevent noise from causing malfunction in the output may be necessary.

## 11.2 Layout Example




Figure 28. UCC27511A-Q1 Layout Example

## 12 器件和文档支持

### 12.1 商标

All trademarks are the property of their respective owners.

### 12.2 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 12.3 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

## 13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。



## 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务 的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及其应用中使用的 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>	通信与电信	<a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>	计算机及周边	<a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>	消费电子	<a href="http://www.ti.com.cn/consumer-apps">www.ti.com.cn/consumer-apps</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>	能源	<a href="http://www.ti.com.cn/energy">www.ti.com.cn/energy</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>	工业应用	<a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>	医疗电子	<a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>
接口	<a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>	安防应用	<a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>
逻辑	<a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>	汽车电子	<a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>
电源管理	<a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>	视频和影像	<a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>		
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>		
OMAP应用处理器	<a href="http://www.ti.com.cn/omap">www.ti.com.cn/omap</a>		
无线连通性	<a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>	德州仪器在线技术支持社区	<a href="http://www.deyisupport.com">www.deyisupport.com</a>

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122  
Copyright © 2014, 德州仪器半导体技术(上海)有限公司

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC27511AQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	EAKQ	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27511AQDBVRQ1	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27511AQDBVRQ1	SOT-23	DBV	6	3000	180.0	180.0	18.0




# EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214840/B 03/2018

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214840/B 03/2018

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司