

4 桥接串行接口电机驱动器

查询样品: **DRV8823-Q1**

特性

- 符合汽车应用要求
- 具有符合 **AEC-Q100** 的下列结果:
 - 器件温度 1 级: **-40°C 至 125°C** 的环境运行温度范围
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 **H2**
 - 器件充电器件模型 (CDM) ESD 分类等级 **C4B**
- 具有 **4 个 H 桥** 的脉宽调制 (PWM) 电机驱动器
 - 驱动两个步进式电机、一个步进式和两个直流 (DC) 电机、或者四个 DC 电机
 - 每绕组电流高达 **1.5A**
 - 低导通电阻
 - 可编程最大绕组电流
 - **3 位** 绕组电流控制支持多达 **8 个** 电流级别
 - 可选缓慢或者混合衰减模式

- **8V 至 32V** 运行电源电压范围
- 针对栅极驱动的内部电荷泵
- 内置 **3.3V** 基准电压
- 串行数字控制接口
- 对于欠压、过热、和过流情况的完全保护
- 耐热增强型表面贴装封装

应用范围

- 车载应用

说明

DRV8823-Q1 器件为打印机和其它办公自动化设备应用提供了一个集成的电机驱动器解决方案。

此电机驱动器电路包含四个 H 桥驱动器。每个电机驱动器块采用配置为一个 H 桥的功率 MOSFET 来驱动电机绕组。

一个简单的串行接口只借助几个数字信号即可实现对电机驱动器所有功能的控制。还提供了一个低功耗睡眠功能。

此电机驱动器提供 PWM 电流控制功能。根据一个外部提供的基准电压并借助一个外部电流感测电阻器, 可对此电流进行编程。此外, 8 个电流级别 (通过串行接口设定) 可实现双极步进式电机的微步进。

还提供用于过流保护、短路保护、欠压闭锁和过热保护的内部关断功能。

DRV8823-Q1 采用 48 引脚散热薄型小外形尺寸 (HTSSOP) 封装 (环境友好型: 符合 RoHS 标准并且无 Sb/Br)。

订购信息⁽¹⁾

T _A	封装 ⁽²⁾		可订购部件号	正面标记
-40°C 至 125°C	PowerPAD™ (HTSSOP)-DCA	2000 卷带	DRV8823QDCARQ1	DRV8823Q

(1) 要获得最新的封装和订购信息, 请参阅本文档末尾的封装选项附录, 或者浏览 TI 网站 www.ti.com。

(2) 封装图样、热数据和符号可从网站 www.ti.com/packaging 中获取。




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2012–2013, Texas Instruments Incorporated
English Data Sheet: [SLVSBH2](#)

FUNCTIONAL BLOCK DIAGRAM



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN FUNCTIONS

PIN		I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
NAME	NO.			
POWER AND GROUND				
VM (4 pins)	1, 2, 23, 24	-	Motor supply voltage (multiple pins)	Connect all VM pins together to motor supply voltage. Bypass to GND with several 0.1-μF, 35-V ceramic capacitors.
V3P3	16	-	3.3 V regulator output	Bypass to GND with 0.47-μF, 6.3-V ceramic capacitor.
GND	10–15, 34–39	-	Power ground (multiple pins)	Connect all PGND pins to GND and solder to copper heatsink areas.
CP1	7	IO	Charge pump flying capacitor	Connect a 0.01-μF capacitor between CP1 and CP2.
CP2	8	IO		
VCP	9	IO	Charge pump storage capacitor	Connect a 0.1-μF, 16 V ceramic capacitor to V _M .
MOTOR DRIVERS				
ABVREF	17	I	Bridge A & B current set reference voltage	Sets current trip threshold
AOUT1	5	O	Bridge A output 1	Connect to first coil of bipolar stepper motor 1, or DC motor winding.
AOUT2	3	O	Bridge A output 2	
ISENA	4	-	Bridge A current sense	Connect to current sense resistor for bridge A.
BOUT1	48	O	Bridge B output 1	Connect to second coil of bipolar stepper motor 1, or DC motor winding.
BOUT2	46	O	Bridge B output 2	
ISENB	47	-	Bridge B current sense	Connect to current sense resistor for bridge B.
CDVREF	18	I	Bridge C & D current set reference voltage	Sets current trip threshold
COUT1	27	O	Bridge C output 1	Connect to first coil of bipolar stepper motor 2, or DC motor winding.
COUT2	25	O	Bridge C output 2	
ISENC	26	-	Bridge C current sense	Connect to current sense resistor for bridge C.
DOUT1	22	O	Bridge D output 1	Connect to second coil of bipolar stepper motor 2, or DC motor winding.
DOUT2	20	O	Bridge D output 2	
ISEND	22	-	Bridge D current sense	Connect to current sense resistor for bridge D.
SERIAL INTERFACE				
SDATA	31	I	Serial data input	Data is clocked in on rising edge of SCLK.
SCLK	33	I	Serial input clock	Logic high enables serial data to be clocked in.
SCS	45	I	Serial chip select	Logic high latches serial data.
SSTB	30	I	Serial data strobe	Active low resets serial interface and disables outputs.
RESET _n	43	I	Reset input	Active low input disables outputs and charge pump.
SLEEP _n	42	I	Sleep input	
TEST PINS				
TEST	19, 28, 29, 32	I	Test inputs	Do not connect these pins - used for factory test only.

(1) Directions: I = input, O = output, OZ = 3-state output, OD = open-drain output, IO = input/output, PU = internal pullup





Figure 1. Logic Inputs



ABSOLUTE MAXIMUM RATINGS^{(1) (2)}

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNITS
V _M	Power supply voltage range	–0.3 to 34	V
V _I	Logic input voltage range ⁽³⁾	–0.5 to 5.75	V
I _{O(peak)}	Peak motor drive output current, t < 1 μs	Internally limited	
I _O	Motor drive output current ⁽⁴⁾	1.5	A
P _D	Continuous total power dissipation	See Dissipation Ratings Table	
T _J	Operating virtual junction temperature range	–40 to 150	°C
T _A	Operating ambient temperature range	–40 to 125	°C
T _{stg}	Storage temperature range	–60 to 150	°C
ESD rating	Human Body Model (HBM) AEC-Q100 Classification Level H2	2	kV
	Charged Device Model (CDM) AEC-Q100 750 V Classification Level C4B	750	V

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) Input pins may be driven in this voltage range regardless of presence or absence of V_M.
- (4) Power dissipation and thermal limits must be observed.

DISSIPATION RATINGS

BOARD	PACKAGE	R _{θJA}	DERATING FACTOR ABOVE T _A = 25°C	T _A < 25°C	T _A = 70°C	T _A = 85°C	T _A = 125°C
Low-K ⁽¹⁾	DCA	75.7°C/W	13.2 mW/°C	1.65 W	1.06 W	0.86 W	0.332 W
Low-K ⁽²⁾		32°C/W	31.3 mW/°C	3.91 W	2.50 W	2.03 W	0.778 W
High-K ⁽³⁾		30.3°C/W	33 mW/°C	4.13 W	2.48 W	2.15 W	0.83 W
High-K ⁽⁴⁾		22.3°C/W	44.8 mW/°C	5.61 W	3.59 W	2.91 W	1.118 W

- (1) The JEDEC Low-K board used to derive this data was a 76-mm x 114-mm, 2-layer, 1.6-mm thick PCB with no backside copper.
- (2) The JEDEC Low-K board used to derive this data was a 76-mm x 114-mm, 2-layer, 1.6-mm thick PCB with 25-cm² 2-oz copper on back side.
- (3) The JEDEC High-K board used to derive this data was a 76-mm x 114-mm, 4-layer, 1.6-mm thick PCB with no backside copper and solid 1-oz internal ground plane.
- (4) The JEDEC High-K board used to derive this data was a 76-mm x 114-mm, 4-layer, 1.6-mm thick PCB with 25-cm² 1-oz copper on back side and solid 1-oz internal ground plane.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V _M Motor power supply voltage range	8		32	V
I _{MOT} Continuous motor drive output current ⁽¹⁾		1	1.5	A
V _{REF} VREF input voltage	1		4	V

(1) Power dissipation and thermal limits must be observed.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLIES					
I _{VM} V _M operating supply current	V _M = 24 V, no loads		5	8	mA
V _{UVLO} V _M undervoltage lockout voltage	V _M rising		6.5	8	V
V _{CP} Charge pump voltage	Relative to V _M		12		V
V _{V3P3} V _{V3P3} output voltage		3.20	3.30	3.40	V
LOGIC-LEVEL INPUTS (INTERNAL PULLDOWNS)					
V _{IL} Input low voltage				0.7	V
V _{IH} Input high voltage		2			V
V _{HYS} Input hysteresis		0.3	0.45	0.6	V
I _{IN} Input current (internal pulldown current)	V _{IN} = 3.3 V			100	μA
OVERTEMPERATURE PROTECTION					
T _{TSD} Thermal shutdown temperature	Die temperature	150			°C
MOTOR DRIVERS					
R _{DS(ON)} Motor number 1 FET on resistance (each individual FET)	V _M = 24 V, I _O = 0.8 A, T _A = 25°C		0.25		Ω
	V _M = 24 V, I _O = 0.8 A, T _A = 85°C		0.31	0.37	
	V _M = 24 V, I _O = 0.8 A, T _A = 85°C to 125°C		.435	.570	
R _{DS(ON)} Motor number 2 FET on resistance (each individual FET)	V _M = 24 V, I _O = 0.8 A, T _A = 25°C		0.30		Ω
	V _M = 24 V, I _O = 0.8 A, T _A = 85°C		0.38	0.45	
	V _M = 24 V, I _O = 0.8 A, T _A = 85°C to 125°C		.446	.570	
I _{OFF} Off-state leakage current				±12	μA
f _{PWM} Motor PWM frequency ⁽¹⁾		42	50	57	kHz
t _{BLANK} ITRIP blanking time ⁽²⁾			3.75		μs
t _F Output fall time		50		350	ns
t _R Output rise time		50		350	ns
I _{OC} Overcurrent protect level		1.5	3	4.5	A
t _{OC} Overcurrent protect trip time		2.7			μs
t _{MD} Mixed decay percentage	Measured from beginning of PWM cycle		75%		
CURRENT CONTROL					
I _{REF} xVREF input current	xVREF = 3.3 V	–3		3	μA
ΔI _{CHOP} Chopping current accuracy	xVREF = 2.5 V, derived from V3P3; 71% – 100% current	–5		5	%
	xVREF = 2.5 V, derived from V3P3; 20% – 56% current	–10		10	


(1) Factory option 100 kHz.

(2) Factory options for 2.5 μs, 5 μs or 6.25 μs.

TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
1	t_{CYC}	Clock cycle time	62		ns
2	t_{CLKH}	Clock high time	25		ns
3	t_{CLKL}	Clock low time	25		ns
4	$t_{SU(SDATA)}$	Setup time, SDATA to SCLK	5		ns
5	$t_{H(DATA)}$	Hold time, SDATA to SCLK	1		ns
6	$t_{SU(SCS)}$	Setup time, SCS to SCLK	5		ns
7	$t_{H(SCS)}$	Hold time, SCS to SCLK	1		ns



FUNCTIONAL DESCRIPTION

PWM Motor Drivers

The DRV8823-Q1 device contains four H-bridge motor drivers with current-control PWM circuitry. A block diagram showing drivers A and B of the motor control circuitry (as typically used to drive a bipolar stepper motor) is shown in Figure 2. Drivers C and D are the same as A and B (though the $R_{DS(ON)}$ of the output FETs is different).




Figure 2. Block Diagram

Note that there are multiple VM motor power supply pins. All VM pins must be connected together to the motor supply voltage.

Bridge Control

The xENBL bits in the serial interface registers enable current flow in each H-bridge when set to 1.

The xPHASE bits in the serial interface registers control the direction of current flow through each H-bridge. The following table shows the logic:

xPHASE	xOUT1	xOUT2
1	H	L
0	L	H

Current Regulation

The motor driver employs fixed-frequency PWM current regulation (also called current chopping). When a winding is activated, the current through it rises until it reaches a threshold, then the current is switched off until the next PWM period.

The PWM frequency is fixed at 50 kHz, but it may also be set to 100 kHz through the factory option.

The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISEN pins, multiplied by a factor of 5, with a reference voltage. The reference voltage is input from the VREF pin.

The full-scale (100%) chopping current is calculated as follows:

$$I_{\text{CHOP}} = \frac{V_{\text{REFX}}}{5 \times R_{\text{ISENSE}}} \quad (1)$$

Example:

If a 0.5-Ω sense resistor is used and the V_{REFX} pin is 2.5 V, the full-scale (100%) chopping current is: $2.5 \text{ V} / (5 \times 0.5 \text{ } \Omega) = 1 \text{ A}$.

Three serial interface register bits per H-bridge (xI2, xI1 and xI0) are used to scale the current in each bridge as a percentage of the full-scale current set by the VREF input pin and sense resistance. The function of the bits is shown below:

xI2	xI1	xI0	Relative Current (% full-scale chopping current)
0	0	0	20
0	0	1	38
0	1	0	56
0	1	1	71
1	0	0	83
1	0	1	92
1	1	0	98
1	1	1	100

Blanking Time

After the current is enabled in an H-bridge, the voltage on the xISEN pin is ignored for a fixed period of time before enabling the current sense circuitry. This blanking time is fixed at 3.75 μs. Note that the blanking time also sets the minimum on time of the PWM.

Decay Mode

During PWM current chopping, the H-bridge is enabled to drive through the motor winding until the PWM current chopping threshold is reached. This is shown in [Figure 3](#) as case 1. The current flow direction shown indicates positive current flow in the step table below.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay.

In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. As the winding current approaches zero, the bridge is disabled to prevent any reverse current flow. Fast decay mode is shown in [Figure 3](#) as case 2.

In slow decay mode, winding current is recirculated by enabling both of the low-side FETs in the bridge. This is shown in [Figure 3](#) as case 3.




Figure 3. Decay Mode

The DRV8823-Q1 device supports slow decay and a mixed decay mode. Mixed decay mode begins as fast decay, but at a fixed period of time (75% of the PWM cycle) switches to slow decay mode for the remainder of the fixed PWM period.

Slow or mixed decay mode is selected by the state of the xDECAY bits in the serial interface registers. If the xDECAY bit is 0, slow decay is selected. If the xDECAY bit is 1, mixed decay is selected.

Protection Circuits

The DRV8823-Q1 device is fully protected against undervoltage, overcurrent and overtemperature events.

Overcurrent Protection (OCP)

All of the drivers in the DRV8823-Q1 device are protected with an overcurrent protection (OCP) circuit.

The OCP circuit includes an analog current limit circuit, which acts by removing the gate drive from each output FET if the current through it exceeds a preset level. This circuit limits the current to a level that is safe to prevent damage to the FET.

A digital circuit monitors the analog current limit circuits. If any analog current limit condition exists for longer than a preset period, all drivers in the device are disabled.

The device is re-enabled upon the removal and re-application of power at the VM pins.

Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all drivers in the device are shut down.

The device remains disabled until the die temperature falls to a safe level. After the temperature falls, the device may be re-enabled upon the removal and re-application of power at the VM pin.

Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pins falls below the undervoltage lockout threshold voltage, all circuitry in the device is disabled. Operation resumes when VM rises above the UVLO threshold. The indexer logic is reset to its initial condition in the event of an undervoltage lockout.

Shoot-Through Current Prevention

The gate drive to each FET in the H-bridge is controlled to prevent any cross-conduction (shoot-through current) during transitions.

Serial Data Transmission

Data transfers consist of 16 bits of serial data, shifted into the SDATA pin LSB first.

On serial writes to the DRV8823-Q1 device, additional clock edges following the final data bit continues to shift data bits into the data register; therefore, the last 16 bits presented are latched and used.

One of two registers is selected by setting bits in an address field in the four upper bits in the serial data transferred (ADDR in the tables below). One 16-bit register is used to control motor number 1 (bridges A and B), and a second 16-bit register is used to control motor 2 (bridges C and D).

Data can only be transferred into the serial interface if the SCS input pin is active high.

Data is initially clocked in to a temporary holding register. This data is latched into the motor driver on the rising edge of the SSTB pin. If the SSTB pin is tied high at all times, the data will be latched in after all 16 bits have been transferred.

Data Format


Table 1. Motor 1 Command (Bridges A and B)

Bit	D15– D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	ADDR (= 0000)	BDECAY	B12	B11	B10	BPHASE	BENBL	ADECAY	A12	A11	A10	APHASE	AENBL
Reset Value	x	0	0	0	0	0	0	0	0	0	0	0	0

Table 2. Motor 2 Command (Bridges C and D)

Bit	D15– D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name	ADDR (= 0001)	DDECAY	D12	D11	D10	DPHASE	DENBL	CDECAY	C12	C11	C10	CPHASE	CENBL
Reset Value	x	0	0	0	0	0	0	0	0	0	0	0	0

Serial Data Timing



Note 1: Any amount of time is allowed between clocks, or groups of clocks, as long as SCS stays active. This allows 8- or 16-bit transfers.

Note 2: If more than 16 clock edges are presented while transferring data (while SCS is still high), data continues to be shifted into the data register.

Figure 4. Serial Data Timing Diagram

THERMAL INFORMATION

Thermal Protection

The DRV8823-Q1 device has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device is disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Power Dissipation

Power dissipation in the DRV8823-Q1 device is dominated by the power dissipated in the output FET resistance, or $R_{DS(ON)}$. Average power dissipation when running a stepper motor can be roughly estimated by [Equation 2](#).

$$P_{TOT} = 4 \times R_{DS(ON)} \times (I_{OUT(RMS)})^2 \quad (2)$$

Where: P_{TOT} is the total power dissipation, $R_{DS(ON)}$ is the resistance of each FET, and $I_{OUT(RMS)}$ is the RMS output current applied to each winding. $I_{OUT(RMS)}$ is equal to approximately 0.7x the full-scale output current setting. The factor of 4 is derived from the two motor windings, and at any instant two FETs are conducting winding current for each winding (one high-side and one low-side). The DRV8823-Q1 device has two stepper motor drivers, so the power dissipation of each must be added together to determine the total device power dissipation.

The maximum amount of power that can be dissipated in the DRV8823-Q1 device is dependent on ambient temperature and heatsinking. The thermal dissipation ratings table in the datasheet can be used to estimate the temperature rise for typical PCB constructions.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

Heatsinking

The PowerPAD integrated circuit package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report [SLMA002](#), *PowerPAD™ Thermally Enhanced Package* and TI application brief [SLMA004](#), *PowerPAD™ Made Easy*, available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated. [Figure 5](#) shows thermal resistance versus copper plane area for both a single-sided PCB with 2-oz copper heatsink area, and a 4-layer PCB with 1-oz copper and a solid ground plane. Both PCBs are 76 mm x 114 mm, and 1.6 mm thick. The heatsink effectiveness increases rapidly to about 20 cm², then levels off somewhat for larger areas.

Six pins on the center of each side of the package are also connected to the device ground. A copper area can be used on the PCB that connects to the PowerPAD integrated circuit package as well as to all the ground pins on each side of the device, which is especially useful for single-layer PCB designs.




Figure 5. Thermal Resistance vs Copper Plane Area

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8823QDCARQ1	ACTIVE	HTSSOP	DCA	48	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8823Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8823QDCARQ1	HTSSOP	DCA	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8823QDCARQ1	HTSSOP	DCA	48	2000	350.0	350.0	43.0

DCA (R-PDSO-G48)

PowerPAD™ PLASTIC SMALL-OUTLINE



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.15.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.

DCA (R-PDSO-G48)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




4206320-6/S 11/14

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.

DCA (R-PDSO-G48)

PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司