TEXAS INSTRUMENTS

SN74HC4066 四路双边模拟开关

1 特性

- 2V 至 6V 的宽工作电压范围
- 18ns 的典型开关启用时间
- 低功耗，I_{CC} 最大值为 20μA
- 低输入电流，最大值为 1μA
- 高度线性
- 高开关输出电压比
- 低开关间串扰
- 低导通阻抗：
  V_{CC} = 6V 时典型值为 50Ω
- 单独的开关控制

2 应用

- 模拟信号开关/多路复用：
  – 信号门控、调制器、静噪控制、解调器、斩波器、换向开关
- 数字信号开关/多路复用
  – 音频和视频信号路由
- 传输门逻辑实施
- 模数和数模转换
- 数字控制频率、阻抗、相位和模拟信号增益
- 电机速度控制
- 电池充电器
- 直流/直流转换器

3 说明

SN74HC4066 器件是一种设计用于处理模拟和数字信号的硅栅 CMOS 四路模拟开关。每个开关允许在任意方向传输振幅高达 6V（峰值）的信号。

每个开关部分都有自己的启用输入控制 (C)。应用到 C 上的高电平电压可开启相关开关部分。

应用 包括信号门控、斩波、调制或解调（调制解调器）以及适用于模数和数模转换系统的信号多路复用。

器件信息[1]

器件型号	封装（引脚）	封装尺寸（标称值）
SN74HC4066D	SOIC (14)	8.65mm × 3.91mm
SN74HC4066DB	SSOP (14)	6.20mm x 5.30mm
SN74HC4066PW	TSSOP (14)	5.00mm × 4.40mm
SN74HC4066N	PDIP (14)	19.30mm × 6.35mm
SN74HC4066NS	SO (14)	10.30mm × 5.30mm

(1) 如需了解所有可用封装，请参阅产品说明书书末尾的可订购产品附录。

逻辑图、每次转换（正逻辑）

One of Four Switches

Copyright © 2016, Texas Instruments Incorporated

目录

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision I (January 2019) to Revision J   **Page**

• Changed the MAX values for I_{soff} , I_{son} , and I_{CC} in the *Electrical Characteristics* table.. 5

Changes from Revision H (August 2016) to Revision I   **Page**

• Changed the Description of pins 8 through 12 in the *Pin Functions* table 3

Changes from Revision G (July 2003) to Revision H   **Page**

• 已添加 添加了 *ESD* 额定值 表、特性 说明 部分、器件功能模式、应用和实施 部分、电源建议 部分、布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分 1

• 已删除 订购信息 表，请参阅产品说明书末尾的 POA。 1

5 Pin Configuration and Functions

D, DB, N, NS or PW Package
(Top View)

1A	1	14	VCC
1B	2	13	1C
2B	3	12	4C
2A	4	11	4A
2C	5	10	4B
3C	6	9	3B
GND	7	8	3A

Not to scale

Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	1A	I/O	Switch 1 input/output
2	1B	I/O	Switch 1 output/input
3	2B	I/O	Switch 2 output/input
4	2A	I/O	Switch 2 input/output
5	2C	I	Switch 2 control
6	3C	I	Switch 3 control
7	GND	—	Ground
8	3A	I/O	Switch 3 input/output
9	3B	I/O	Switch 3 output/input
10	4B	I/O	Switch 4 output/input
11	4A	I/O	Switch 4 input/output
12	4C	I	Switch 4 control
13	1C	I	Switch 1 control
14	V_{CC}	—	Power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
V_{CC}	Supply voltage[2]		−0.5	7	V
I_I	Control-input diode current	$V_I < 0$ or $V_I > V_{CC}$		±20	mA
I_I	I/O port diode current	$V_I < 0$ or $V_{I/O} > V_{CC}$		±20	mA
	On-state switch current	$V_{I/O} = 0$ to V_{CC}		±25	mA
	Continuous current through V_{CC} or GND			±50	mA
T_J	Junction temperature			150	°C
T_{stg}	Storage temperature		−60	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to ground unless otherwise specified.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±1000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. CDM value for N package only.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		2[2]	5	6	V
$V_{I/O}$	I/O port voltage		0		V_{CC}	V
V_{IH}	High-level input voltage, control inputs	$V_{CC} = 2$ V	1.5		V_{CC}	V
		$V_{CC} = 4.5$ V	3.15		V_{CC}	
		$V_{CC} = 6$ V	4.2		V_{CC}	
V_{IL}	Low-level input voltage, control inputs	$V_{CC} = 2$ V	0		0.3	V
		$V_{CC} = 4.5$ V	0		0.9	
		$V_{CC} = 6$ V	0		1.2	
$\Delta t/\Delta v$	Input transition rise and fall time	$V_{CC} = 2$ V			1000	ns
		$V_{CC} = 4.5$ V			500	
		$V_{CC} = 6$ V			400	
T_A	Operating free-air temperature		−40		85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report,*Implications of Slow or Floating CMOS Inputs* (SCBA004).
(2) With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

6.4 Thermal Information

THERMAL METRIC[1]	SN74HC4066					UNIT
	D (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	
	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$ Junction-to-ambient thermal resistance	89.4	103.6	53.2	87.6	118.5	°C/W
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance	49.5	55.6	40.5	45.4	47.3	°C/W
$R_{\theta JB}$ Junction-to-board thermal resistance	43.6	50.8	33.1	46.3	60.2	°C/W
ψ_{JT} Junction-to-top characterization parameter	17.2	21	25.3	15.8	5.2	°C/W
ψ_{JB} Junction-to-board characterization parameter	43.4	50.3	33	46	59.6	°C/W

(1)   For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

T_A = –40 to +85 °C unless otherwise specified.

PARAMETER		TEST CONDITIONS		V_{CC}	MIN	TYP	MAX	UNIT
r_{on} On-state switch resistance		I_T = –1 mA, V_I = 0 to V_{CC}, V_C = V_{IH} (see Figure 2)	T_A = 25 C	2 V		150		Ω
			T_A = 25 C	4.5 V		50	85	
			T_A = –40 to +85				106	
			T_A = 25 C	6 V		30		
$r_{on(p)}$ Peak on-state resistance		V_I = V_{CC} or GND, V_C = V_{IH}, I_T = –1 mA	T_A = 25 C	2 V		320		Ω
			T_A = 25 C	4.5 V		70	170	
			T_A = –40 to +85				215	
			T_A = 25 C	6 V		50		
I_I Control input current		V_C = 0 or V_{CC}	T_A = –40 to +85	6 V		±0.1	±100	nA
			T_A = 25 C				±1000	
I_{soff} Off-state switch leakage current		V_I = V_{CC} or 0, V_O = V_{CC} or 0, V_C = V_{IL} (see Figure 3)	T_A = –40 to +85	6 V			±5	µA
			T_A = 25 C				±0.1	
I_{son} On-state switch leakage current		V_I = V_{CC} or 0, V_C = V_{IH} (see Figure 4)	T_A = –40 to +85	6 V			±5	µA
			T_A = 25 C				±0.1	
I_{CC} Supply current		V_I = 0 or V_{CC}, I_O = 0	T_A = –40 to +85	6 V			20	µA
			T_A = 25 C				2	
C_i Input capacitance	A or B	T_A = 25 C		5 V		9		pF
	C	T_A = –40 to +85				3	10	
		T_A = 25 C					10	
C_f Feed-through capacitance	A to B	V_I = 0					0.5	pF
C_o Output capacitance	A or B			5 V		9		pF

6.6 Switching Characteristics

T_A = –40 to +85 °C unless otherwise specified.

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		V_{CC}	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	A or B	B or A	C_L = 50 pF (see Figure 5)	T_A = 25°C	2 V		10	60	ns
					T_A = –40 to +85				75	
					T_A = 25°C	4.5 V		4	12	
					T_A = –40 to +85				15	
					T_A = 25°C	6 V		3	10	
					T_A = –40 to +85				13	
t_{PZH}, t_{PZL}	Switch turn-on time	C	A or B	R_L = 1 kΩ, C_L = 50 pF (see Figure 6)	T_A = 25°C	2 V		70	180	ns
					T_A = –40 to +85				225	
					T_A = 25°C	4.5 V		21	36	
					T_A = –40 to +85				45	
					T_A = 25°C	6 V		18	31	
					T_A = –40 to +85				38	
t_{PLZ}, t_{PHZ}	Switch turn-off time	C	A or B	R_L = 1 kΩ, C_L = 50 pF (see Figure 6)	T_A = 25°C	2 V		50	200	ns
					T_A = –40 to +85				250	
					T_A = 25°C	4.5 V		25	40	
					T_A = –40 to +85				50	
					T_A = 25°C	6 V		22	34	
					T_A = –40 to +85				43	
f_I	Control input frequency	C	A or B	C_L = 15 pF, R_L = 1 kΩ, V_C = V_{CC} or GND, V_O = V_{CC} / 2 (see Figure 7)	T_A = 25°C	2 V		15		MHz
					T_A = 25°C	4.5 V		30		
					T_A = 25°C	6 V		30		
	Control feed-through noise	C	A or B	C_L = 50 pF, R_{in} = R_L = 600 Ω, V_C = V_{CC} or GND, f_{in} = 1 MHz (see Figure 8)	T_A = 25°C	4.5 V		15		mV (rms)
					T_A = 25°C	6 V		20		

6.7 Operating Characteristics

V_{CC} = 4.5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS		TYP	UNIT
C_{pd}	Power dissipation capacitance per gate	C_L = 50 pF,	f = 1 MHz	45	pF
	Minimum through bandwidth, A to B or B to A[1] [20 log (V_O / V_I)] = –3 dB	C_L = 50 pF, V_C = V_{CC}	R_L = 600 Ω, (see Figure 9)	30	MHz
	Crosstalk between any switches[2]	C_L = 10 pF, f_{in} = 1 MHz	R_L = 50 Ω, (see Figure 10)	45	dB
	Feed through, switch off, A to B or B to A[2]	C_L = 50 pF, f_{in} = 1 MHz	R_L = 600 Ω, (see Figure 11)	42	dB
	Amplitude distortion rate, A to B or B to A	C_L = 50 pF, f_{in} = 1 kHz	R_L = 10 kΩ, (see Figure 12)	0.05%	

(1) Adjust the input amplitude for output = 0 dBm at f = 1 MHz. Input signal must be a sine wave.
(2) Adjust the input amplitude for input = 0 dBm at f = 1 MHz. Input signal must be a sine wave.

6.8 Typical Characteristics

**Figure 1. t_{PLH} vs V_{CC}**

7 Parameter Measurement Information

$V_C = V_{IH}$

V_{CC}

$V_I = V_{CC}$

V_{CC}
(ON)
GND

V_O

+

1.0 mA

V

V_{I-O}

$$r_{on} = \frac{V_{I-O}}{10^{-3}} \; \Omega$$

Figure 2. ON-State Resistance Test Circuit

$V_C = V_{IL}$

V_{CC}

A

A

V_{CC}
(OFF)
GND

B

$V_S = V_A - V_B$
CONDITION 1: $V_A = 0$, $V_B = V_{CC}$
CONDITION 2: $V_A = V_{CC}$, $V_B = 0$

Figure 3. OFF-State Switch Leakage-Current Test Circuit

$V_C = V_{IH}$

V_{CC}

A
V_{CC}

A

V_{CC}
(ON)
GND

B
Open

$V_A = V_{CC}$ TO GND

Figure 4. ON-State Leakage-Current Test Circuit

Parameter Measurement Information (continued)

**TEST CIRCUIT**

VOLTAGE WAVEFORMS

**Figure 5. Propagation Delay Time, Signal Input to Signal Output**

Parameter Measurement Information (continued)

TEST	S1	S2
t_{PZL}	GND	V_{CC}
t_{PZH}	V_{CC}	GND
t_{PLZ}	GND	V_{CC}
t_{PHZ}	V_{CC}	GND

TEST CIRCUIT

VOLTAGE WAVEFORMS

Figure 6. Switching Time (t_{PZL}, t_{PLZ}, t_{PZH}, t_{PHZ}), Control to Signal Output

Figure 7. Control-Input Frequency

Parameter Measurement Information (continued)

Figure 8. Control Feed-Through Noise

Figure 9. Minimum Through Bandwidth

Figure 10. Crosstalk Between Any Two Switches

Parameter Measurement Information (continued)

Figure 11. Feed Through, Switch OFF

Figure 12. Amplitude-Distortion Rate

8 Detailed Description

8.1 Overview

The SN74HC4066 device is a silicon-gate CMOS quadruple analog switch designed for 2-V to 6-V VCC operation. It is designed to handle both analog and digital signals. Each switch permits signals with amplitudes of up to 6 V (peak) to be transmitted in either direction. A high-level voltage applied to the control pin C enables the respective switch to begin propagating signals across the device.

8.2 Functional Block Diagram

Copyright © 2016, Texas Instruments Incorporated

Figure 13. Logic Diagram, Each Switch
(Positive Logic)

8.3 Feature Description

Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section, with typically 18 ns of switch enable time. The SN74HC4066 has a wide operating voltage range of 2 V to 6 V. It has low power consumption, with 20-µA maximum I_{CC} and a low on-state impedance of 50 Ω. It also has low crosstalk between switches to minimize noise.

8.4 Device Functional Modes

Table 1 lists the functions for the SN74HC4066 device.

Table 1. Function Table
(Each Switch)

| INPUT CONTROL (C)	SWITCH
L	OFF
H	ON

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74HC4066 can be used in any situation where an dual SPST switch would be used and a solid-state, voltage controlled version is preferred.

9.2 Typical Application

Copyright © 2016, Texas Instruments Incorporated

Figure 14. t_{PZH} vs V_{CC}

9.2.1 Design Requirements

The SN74HC4066 allows ON/OFF control of analog and digital signals with a digital control signal. All input signals should remain between 0 V and V_{CC} for optimal operation.

9.2.2 Detailed Design Procedure

1. Recommended Input Conditions:
   – For rise time and fall time specifications, see $\Delta t/\Delta v$ in *Recommended Operating Conditions*.
   – For specified high and low levels, see V_{IH} and V_{IL} in *Recommended Operating Conditions*.
2. Recommended Output Conditions:
   – On-state switch current should not exceed ±25 mA.

## Typical Application (continued)

9.2.3 Application Curve

Figure 15. t_{PZH} vs V_{CC}

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1-µF bypass capacitor. If there are multiple pins labeled V_{CC}, then a 0.01-µF or 0.022-µF capacitor is recommended for each V_{CC} because the VCC pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD}, TI recommends a 0.1-µF bypass capacitor for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace — resulting in the reflection.

NOTE
Not all PCB traces can be straight, and so they will have to turn corners. Figure 16 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

11.2 Layout Example

Figure 16. Trace Example

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档：

《慢速或浮点 CMOS 输入的影响》 (SCBA004)。

12.2 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的*通知我* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 *《使用条款》*。

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.6 术语表

SLYZ022 — *TI 术语表*。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此产品说明书的浏览器版本，请查阅左侧的导航栏。

![Texas Instruments]

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HC4066D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4066	Samples
SN74HC4066DBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4066	Samples
SN74HC4066DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4066	Samples
SN74HC4066DRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4066	Samples
SN74HC4066DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4066	Samples
SN74HC4066DT	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4066	Samples
SN74HC4066N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC4066N	Samples
SN74HC4066NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4066	Samples
SN74HC4066PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4066	Samples
SN74HC4066PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4066	Samples
SN74HC4066PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4066	Samples
SN74HC4066PWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC4066	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

User Direction of Feed

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC4066DBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74HC4066DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC4066DT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC4066NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74HC4066PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC4066PWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC4066DBR	SSOP	DB	14	2000	853.0	449.0	35.0
SN74HC4066DR	SOIC	D	14	2500	853.0	449.0	35.0
SN74HC4066DT	SOIC	D	14	250	210.0	185.0	35.0
SN74HC4066NSR	SO	NS	14	2000	853.0	449.0	35.0
SN74HC4066PWR	TSSOP	PW	14	2000	853.0	449.0	35.0
SN74HC4066PWT	TSSOP	PW	14	250	853.0	449.0	35.0

MECHANICAL DATA

NS (R-PDSO-G)**   **PLASTIC SMALL-OUTLINE PACKAGE**

14-PINS SHOWN

PINS ** DIM	14	16	20	24
A MAX	10,50	10,50	12,90	15,30
A MIN	9,90	9,90	12,30	14,70

4040062/C 03/03

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

D (R−PDSO−G14)   PLASTIC SMALL OUTLINE

0.344 (8,75)
0.337 (8,55)
C

14   8

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80)
D

1   7

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)   0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−5/M   06/11

NOTES: A.   All linear dimensions are in inches (millimeters).
          B.   This drawing is subject to change without notice.
          C.   Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
                not exceed 0.006 (0,15) each side.
          D.   Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
   E.   Reference JEDEC MS−012 variation AB.

TEXAS
INSTRUMENTS
www.ti.com

D (R−PDSO−G14)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

12x1,27

5,40

Stencil Openings
(Note D)

14x0,55

14x1,50

12x1,27

5,40

Example
Non Soldermask Defined Pad

0,60

1,55

0.07
All Around

Example
Pad Geometry
(See Note C)

Example
Solder Mask Opening
(See Note E)

4211283−3/E 08/12

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R−PDSO−G14)   PLASTIC SMALL OUTLINE

0,65

0,30
0,19

⊕ 0,10 Ⓜ

14   8

Ⓓ 4,50
    4,30

6,60
6,20

1   7

5,10
4,90

Ⓒ

0,15 NOM

Gage Plane

0°−8°

0,25

0,75
0,50

1,20 MAX

0,15
0,05

Seating Plane

⌐ 0,10

0,10

4040064−3/G 02/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
          B. This drawing is subject to change without notice.
          Ⓒ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
              not exceed 0,15 each side.
          Ⓓ Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
          E. Falls within JEDEC MO−153

PW (R−PDSO−G14)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

12x0,65

5,60

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,35

1,60

0,07
All Around

Example
Solder Mask Opening
(See Note E)

Stencil Openings
(Note D)

14x0,30

12x0,65

14x1,55

5,60

4211284−2/G   08/15

NOTES: A.   All linear dimensions are in millimeters.
          B.   This drawing is subject to change without notice.
          C.   Publication IPC−7351 is recommended for alternate designs.
          D.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
               contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
          E.   Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

N (R−PDIP−T**)

16 PINS SHOWN

PLASTIC DUAL−IN−LINE PACKAGE

DIM \ PINS **	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS−001 VARIATION	AA	BB	AC	AD

△C

0.260 (6,60)
0.240 (6,10)

0.070 (1,78)
0.045 (1,14) △D

0.045 (1,14)
0.030 (0,76) △D

0.020 (0,51) MIN

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

0.100 (2,54)

0.021 (0,53)
0.015 (0,38)

⊕ 0.010 (0,25) Ⓜ

14/18 Pin Only
20 Pin vendor option △D

0.325 (8,26)
0.300 (7,62)

0.015 (0,38)

Gauge Plane

0.010 (0,25) NOM

0.430 (10,92) MAX

4040049/E   12/2002

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
     △C Falls within JEDEC MS−001, except 18 and 20 pin minimum body length (Dim A).
     △D The 20 pin end lead shoulder width is a vendor option, either half or full width.

TEXAS
INSTRUMENTS
www.ti.com

DB (R-PDSO-G****)**   **PLASTIC SMALL-OUTLINE**

28 PINS SHOWN

PINS ** DIM	14	16	20	24	28	30	38
A MAX	6,50	6,50	7,50	8,50	10,50	10,50	12,90
A MIN	5,90	5,90	6,90	7,90	9,90	9,90	12,30

4040065 /E 12/01

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

重要声明和免责声明