

# Power Supply IC Series for TFT-LCD Panels for Automotive Gamma Voltage Generated IC with Built-in DAC

# BD81849MUV-C

#### **General Description**

The feature of gamma voltage generated IC with Built-in DAC BD81849MUV-C provides a single-chip solution with a high-precision 10bit DAC setting controlled by I2C BUS Control and a Buffer AMP (12ch). EEPROM Auto-read function is also incorporated.

#### Features

- AEC-Q100 Qualified<sup>(Note 1)</sup>
- Built-in 10bit DAC
- Built-in DAC Output Buffer Amplifier (12ch)
- Double Register Switching Function (SEL)
- I2C BUS Control (SDA, SCL) STANDARD MODE EAST N
- STANDARD-MODE, FAST-MODE Changeable EEPROM Auto-read Function
- Protection Circuits:
  - Under Voltage Lock Out (UVLO) Over Voltage Protection (OVP) Thermal Shutdown Circuit (TSD) Power ON Reset Circuit

(Note 1) Grade 2

#### Application

TFT-LCD Panels which are used in car navigation, in-vehicle center panel, and instrument cluster

#### **Typical Application Circuit**

(TOP VIEW)



- VDD Input Voltage Range: 2.1V to 3.6V
- VCC Input Voltage Range: 10.0V to 18.0V
- Operating Temperature Range: -40°C to +105°C

#### **Special Characteristics**

- FB Regulation Voltage:
- ±2% (Ta = -25°C to +105°C)
- DAC Output Voltage Precision: ±200mV (Ta = -25°C to +105°C)

#### Package

VQFN32SV5050

W(Typ) x D(Typ) x H(Max) 5.0mm x 5.0mm x 1.0mm





Figure 1. Application Circuit

OProduct structure : Silicon monolithic integrated circuit OThis product has no designed protection against radioactive rays.

# Contents

General Description	1
Features	1
Application	1
Key Specifications	1
Special Characteristics	1
Package	1
Typical Application Circuit	1
Pin Configuration	3
Pin Descriptions	3
Block Diagram	4
Description of Blocks	5
Absolute Maximum Ratings	6
Thermal Resistance <sup>(Note 3)</sup>	6
Recommended Operating Conditions	7
Electrical Characteristics	8
Typical Performance Curve (Reference Data)	10
Application Example	15
Application Circuit Components List	15
Serial Communications	16
Double Register Switching Function	16
Gamma Output Setting	16
Output Voltage Setting Mode	17
REGISTER ADDRESS	22
Power Supply Sequence	23
I2C BUS Control Timing Chart	24
Selection of Components Externally Connected	25
PCB Layout Guide	25
I/O Equivalence Circuit	26
Operational Notes	29
Ordering Information	31
Marking Diagram	31
Physical Dimension, Tape and Reel Information	32
Revision History	33

# **Pin Configuration**

(TOP VIEW)



Figure 2. Pin Configuration

### **Pin Descriptions**

No.	Pin Name	Function
1	GND	GND input
2	A0	Device address switching pin
3	A1	Word address switching pin
4	A2	Word address switching pin
5	SDA	Serial data input pin
6	SCL	Serial clock input pin
7	EN	VDAC enable pin
8	EN_AR	Auto-read enable pin
9	VDD	Logic power supply input
10	SLAVE/AR	Slave / Auto-read switching pin
11	SEL	REGISTER A/B select pin
12	TEST	Pin for test mode <sup>(Note2)</sup>
13	DACGND	GND input for DAC
14	AGND	Buffer AMP GND input
15	OUT11	Gamma output pin
16	OUT10	Gamma output pin
17	OUT9	Gamma output pin
18	OUT8	Gamma output pin
19	OUT7	Gamma output pin
20	OUT6	Gamma output pin
21	OUT5	Gamma output pin
22	OUT4	Gamma output pin
23	OUT3	Gamma output pin
24	OUT2	Gamma output pin
25	OUT1	Gamma output pin
26	OUT0	Gamma output pin
27	N.C.	Non Connection Pin <sup>(Note2)</sup>
28	VCC	Power supply input
29	N.C.	Non Connection Pin <sup>(Note2)</sup>
30	REFIN	DAC reference voltage input pin
31	VDAC	DAC voltage output
32	FB	Feedback pin

(Note 2) In normal use, please connect the TEST pin to OPEN or GND. Non Connection Pin to OPEN.

# **Block Diagram**



Figure 3. Block Diagram

# **Description of Blocks**

1. REG1

This is a regulator block for setting a reference voltage of DAC.

VDAC has enable function so that if EN = Low, shutdown is performed, and if EN = High, settable VDAC voltage by FB voltage and external resistor. At this time, VDAC voltage < 4.5V (Max operating voltage) should be configured. When the VDAC pin is shorted to REFIN pin, please set VDAC voltage to meet the REFIN operating condition.

# 2. DAC

Convert the 10bit digital signal read into the REGISTER to voltage.

## 3. AMP

AMP amplifies the voltage output from the DAC Block by 4 times. While Under Voltage Lock Out (UVLO) circuit or Thermal Shutdown (TSD) circuit is operating, output goes into Hi-z.

### 4. Power ON Reset

When the logic power supply VDD is activated, each IC generates a reset signal to initialize the serial I/F and each REGISTERS.

# 5. VREF

This is a block to generate the inner reference voltage.

6. TSD (Thermal Shutdown)

The TSD circuit turns output off when the chip temperature reaches or exceeds approximately 175°C (Typ) in order to prevent thermal destruction or thermal runaway. When the chip returns to a specified temperature, the circuit resets. The TSD circuit is designed only to protect the IC itself. The junction temperature should be designed less than 150°C (Typ).

# 7. REGISTER

A serial signal (consisting of 10bit gamma correction voltage values) input by using the serial I/F is held for each register address. Data is initialized by a reset signal generated during Power ON Reset.

8. OVP (Over Voltage Protection)

This is OVP function of VDAC voltage in order to prevent from VDAC over voltage when FB pin is short to GND. When VDAC voltage 5.5V (Typ) or more, BD81849MUV-C prevent overvoltage by turning off Register regulator.

9. Serial I/F

This is a I2C BUS Control (SDA, SCL) type I/F. It can set a gamma voltage and a Register address.

10. CTL

CTL Block selects Register by the SEL pin. When SEL = Low, REGISTER A is connected to DAC, and when SEL = High, REGISTER B is connected to DAC.

 UVLO (Under Voltage Lock Out) It is Under Voltage Lock Out for VDD and REFIN. When VDD or REFIN voltage 1.9V (Typ) or more, IC release REG1 and AMP protection function.

### Absolute Maximum Ratings (Ta = 25°C)

Parameter	Symbol	Rating	Unit
	Vvdd	-0.3 to +4.5	V
Supply Voltage	Vvcc	-0.3 to +19.0	V
REFIN Voltage	VREFIN	-0.3 to +5.0	V
DAC Reference Voltage	VDAC	-0.3 to +7.0	V
Input Voltage	V <sub>SEL</sub> , V <sub>A0</sub> , V <sub>A1</sub> , V <sub>A2</sub> , V <sub>EN</sub> , V <sub>SLAVE/AR</sub> , V <sub>EN_AR</sub> , V <sub>SDA</sub> , V <sub>SCL</sub>	-0.3 to +4.5	V
Maximum Junction Temperature	Tjmax	150	°C
Storage Temperature Range	Tstg	-55 to +150	°C

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB boards with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

#### Thermal Resistance<sup>(Note 3)</sup>

Desemator	Symbol	Thermal Res	L lus it		
Parameter	Symbol	1s <sup>(Note 5)</sup>	2s2p <sup>(Note 6)</sup>	Unit	
VQFN32SV5050					
Junction to Ambient	θյΑ	138.9	39.1	°C/W	
Junction to Top Characterization Parameter <sup>(Note 4)</sup>	Ψ <sub>JT</sub>	11	5	°C/W	

(Note 3) Based on JESD51-2A (Still-Air).

(Note 4) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package. (Note 5) Using a PCB board based on JESD51-3.

Layer Number of Measurement Board	Material	Board Size	9				
Single	FR-4	114.3mm x 76.2mm	x 1.57mmt				
Тор							
Copper Pattern	Thickness						
Footprints and Traces	70µm						
(Note 6) Using a PCB board ba	ased on JESD51	-5, 7.					
Layer Number of				Thermal Via	(Note 7)		
Measurement Board	Material	Board Size	9	Pitch	Diameter		
4 Layers	FR-4	114.3mm x 76.2mm	114.3mm x 76.2mm x 1.6mmt		Ф0.30mm		
Тор		2 Internal Layers		2 Internal Layers		Bottom	l
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness		
Footprints and Traces	70µm	74.2mm x 74.2mm	35µm	74.2mm x 74.2mm	70µm		

(Note 7) This thermal via connects with the copper pattern of all layers.

# **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
VDD Supply Voltage	V <sub>VDD</sub>	2.1	-	3.6	V
VCC Supply Voltage	Vvcc	10	-	18	V
REFIN Voltage	VREFIN	2.1	-	4.5	V
DAC Reference Voltage	VDAC	2.1	-	4.5	V
Input Voltage	Vsel,Ven, Ven_ar, Vsda, Vscl	-0.1	-	+3.6	V
	Vao, Va1, Va2, Vslave/ar	-0.1	-	Vvdd	V
Output Current Capability <sup>(Note 8)</sup> (OUT0)	ΙοΑ	-40	-	-	mA
Output Current Capability <sup>(Note 8)</sup> (OUT1 to OUT5, OUT7 to OUT10)	Іов	-20	-	+20	mA
Output Current Capability <sup>(Note 8)</sup> (OUT6)	loc	-40	-	+40	mA
Output Current Capability <sup>(Note 8)</sup> (OUT11)	lod	-	-	40	mA
I2C BUS Control Frequency	fclк	-	-	400	kHz
Operating Temperature	Topr	-40	-	+105	°C

(Note 8) Sink Current to BD81849MUV-C is a positive value. Source Current from BD81849MUV-C is a negative value.

# **Electrical Characteristics**

(Unless otherwise specified, Ta =  $25^{\circ}$ C, V<sub>VDD</sub> = 3.3V, V<sub>VCC</sub> = 15.0V, V<sub>REFIN</sub> = 3.5V)

Parameter	Symbol	Min	Limits Typ	Max	Unit	Conditions
[ Gamma Amplifier ]			• 7 P			
Sink Current Capability (OUT0)	ΙοοΑ	-	-	10	mA	OUT0 = 14V setting Power supply inputs 15V to OUT0
Sink Current Capability (OUT1 to OUT5, OUT7 to OUT10)	I <sub>ООВ</sub>	-	-	30	mA	OUT1 to OUT5, OUT7 to OUT10 = 6V setting. Power supply inputs 15V to OUT1 to OUT5 and OUT7 to OUT10
Sink Current Capability (OUT6)	looc	-	-	60	mA	OUT6 = 6V setting Power supply inputs 15V to OUT6
Sink Current Capability (OUT11)	IOOD	-	-	60	mA	OUT11 = 1V setting Power supply inputs 2V to OUT11
Source Current Capability (OUT0)	Ιοιά	-60	-	-	mA	OUT0 = 14V setting Power supply inputs 13V to OUT0
Source Current Capability (OUT1 to OUT5, OUT7 to OUT10)	I <sub>OIB</sub>	-30	-	-	mA	OUT1 to OUT5, OUT7 to OUT10 = 6V setting Power supply inputs 0V to OUT1 to OUT5 and OUT7 to OUT10
Source Current Capability (OUT6)	Іос	-60	-	-	mA	OUT6 = 6V setting Power supply inputs 0V to OUT6
Source Current Capability (OUT11)	IOID	-10	-	-	mA	OUT11 = 1V setting Power supply inputs 0V to OUT11
Load Stability (OUT0)	ΔV-A	-	10	70	mV	lo = -30mA to 0mA OUT0 = 6V setting
Load Stability (OUT1 to OUT5, OUT7 to OUT10)	ΔV-B	-	10	70	mV	lo = -15mA to +15mA OUTx = 6V setting
Load Stability (OUT6)	ΔV-C	-	10	70	mV	lo = -15mA to +15mA OUT6 = 6V setting
Load Stability (OUT11)	ΔV-D	-	10	70	mV	lo = 0mA to 30mA OUT11 = 6V setting
OUT Max Output Voltage (OUT0)	V <sub>OH-A</sub>	Vvcc-0.2	Vvcc-0.1	-	V	lo = -30mA
OUT Max Output Voltage 1 (OUT1 to OUT5, OUT7 to OUT10)	Vон-в1	Vvcc-1.2	Vvcc-0.75	-	V	lo = -15mA
OUT Max Output Voltage 2 (OUT1 to OUT5, OUT7 to OUT10)	V <sub>OH-B2</sub>	V <sub>VCC</sub> -0.6	V <sub>VCC</sub> -0.375	-	V	lo = -7.5mA
OUT Max Output Voltage (OUT6)	V <sub>OH-C</sub>	$V_{VCC}$ -0.5	V <sub>VCC</sub> -0.1	-	V	lo = -30mA
OUT Max Output Voltage (OUT11)	V <sub>OH-D</sub>	Vvcc-1.2	Vvcc-0.75	-	V	lo = -15mA
OUT Min Output Voltage (OUT0)	Vol-a	-	0.75	1.2	V	lo = 15mA
OUT Min Output Voltage 1 (OUT1 to OUT5, OUT7 to OUT10)	V <sub>OL-B1</sub>	-	0.75	1.2	V	lo = 15mA
OUT Min Output Voltage 2 (OUT1 to OUT5, OUT7 to OUT10)	Vol-b2	-	0.375	0.6	V	lo = 7.5mA
OUT Min Output Voltage (OUT6)	Vol-c	-	0.1	0.5	V	lo = 30mA
OUT Min Output Voltage (OUT11)	V <sub>OL-D</sub>	-	0.1	0.2	V	lo = 30mA
Slew-Rate (OUT0 to OUT11)	SRx	1	4	-	V/µs	OUT0 to OUT11 = No Load

# **Electrical Characteristics - continued**

(Unless otherwise specified, Ta =  $25^{\circ}$ C, V<sub>VDD</sub> = 3.3V, V<sub>VCC</sub> = 15.0V, V<sub>REFIN</sub> = 3.5V)

Parameter	Symbol		Limits		Unit	Conditions
	Symbol	Min	Тур	Max	Unit	Conditions
[ REG1 ]						
FB Voltage 1	V <sub>FB1</sub>	1.237	1.250	1.263	V	
FB Voltage 2	$V_{FB2}$	1.225	1.250	1.275	V	Ta = -25°C to +105°C
Input Bias Current	IFB	-1.2	+0.1	+1.2	μA	V <sub>FB</sub> = 1.3V
Current Capability	lo	10	50	-	mA	
[ DAC ]						
Integral Non-linearity Error (INL)	INL	-2	-	+2	LSB	00A to 3F5 is the allowance margin of error against the ideal linear.
Differential Non-linearity Error (DNL)	DNL	-2	-	+2	LSB	00A to 3F5 is the allowance margin of error against the ideal increase of 1LSB.
Output Voltage Precision Thermal Characteristics 1	V <sub>T1</sub>	-200	+50	+200	mV	Ta = -25°C to +105°C
Output Voltage Precision Thermal Characteristics 2	V <sub>T2</sub>	-100	+30	+100	mV	Ta = 0°C to +75°C
[ Control Signal 1 SEL, EN, A0, A	1, A2, SLA	/E/AR, EN_	AR ]			
Inrush Current	Іст∟	7.0	16.5	33.0	μA	Vsel, Ven, Vao, Va1, Va2, Ven_ar, Vslave/ar = 3.3V
Input Voltage1 (High)	V <sub>DD1_H</sub>	V <sub>VDD</sub> x 0.65	-	V <sub>VDD</sub>	V	Depend on VDD Ta = -40°C to +105°C
Input Voltage1 (Low)	Vdd1_L	0	-	V <sub>VDD</sub> x 0.2	V	Depend on VDD Ta = -40°C to +105°C
[ Control Signal 2 SDA, SCL ]						
Input Voltage2 (High)	V <sub>DD2_H</sub>	V <sub>VDD</sub> x 0.65	-	Vvdd	V	Depend on VDD Ta = -40°C to +105°C
Input Voltage2 (Low)	V <sub>DD2_L</sub>	0	-	V <sub>VDD</sub> x 0.2	V	Depend on VDD Ta = -40°C to +105°C
Min Output Voltage	V <sub>CL</sub>	-	-	0.4	V	SDA Input Current = 3mA SCL Input Current = 3mA
[Whole Device ]						
VDD Power ON Reset Start-up Voltage	V <sub>DET1</sub>	1.75	1.90	2.05	V	VDD UVLO Release
REFIN UVLO Voltage	Vdet2	1.75	1.90	2.05	V	REFIN UVLO Release
			0.0	1.0		
SEL Switching Time (Note 9)	tsel	-	0.3	1.0	μs	

(Note 9) SEL switching time timing is shown below.



Figure 4. SEL Switching Time Timing

# Typical Performance Curve (Reference Data)

(Unless otherwise specified, Ta =  $25^{\circ}$ C, V<sub>VDD</sub> = 3.3V, V<sub>VCC</sub> = 15.0V, V<sub>REFIN</sub> = 3.5V)



Figure 5. Supply Current vs Supply Voltage (VDD pin)



Figure 7. Supply Current vs Supply Voltage (REFIN pin)



Figure 6. Supply Current:  $I_{VCC}$  vs Supply Voltage:  $V_{VCC}$ 

#### Typical Performance Curve (Reference Data) - continued (Unless otherwise specified, Ta = 25°C, V<sub>VDD</sub> = 3.3V, V<sub>VCC</sub> = 15.0V, V<sub>REFIN</sub> = 3.5V)



Figure 8. Output Voltage vs Source Current (OUT0 pin,  $V_{REFIN} = 4.0V$ )







Figure 11. Output Voltage vs Source Current (OUT11 pin,  $V_{REFIN}$  = 4.0V)





#### Typical Performance Curve (Reference Data) - continued (Unless otherwise specified, Ta = 25°C, VvD = 3.3V, Vvcc = 15.0V, VREFIN = 3.5V)



Figure 12. Output Voltage vs Sink Current (OUT0 pin)











Figure 15. Output Voltage vs Sink Current (OUT11 pin)

# Typical Performance Curve (Reference Data) - continued

(Unless otherwise specified, Ta =  $25^{\circ}$ C, V<sub>VDD</sub> = 3.3V, V<sub>VCC</sub> = 15.0V, V<sub>REFIN</sub> = 3.5V)



Figure 16. Output Voltage vs Output Current: IOA







Figure 18. Output Voltage vs Output Current: Ioc



Figure 19. Output Voltage vs Output Current: IoD

# Typical Performance Curve (Reference Data) - continued

(Unless otherwise specified, Ta = 25°C,  $V_{VDD}$  = 3.3V,  $V_{VCC}$  = 15.0V,  $V_{REFIN}$  = 3.5V)





Figure 20. Slew-Rate Waveform (High-Amplitude, OUTn pin: n = 0 to 11)

Figure 21. Slew-Rate Waveform (Low-Amplitude, OUTn pin: n = 0 to 11)



Figure 22. Load Transient

# **Application Example**



Figure 23. Application Example

# **Application Circuit Components List**

(V<sub>VDD</sub> = 3.3V, V<sub>VCC</sub> = 15.0V, V<sub>REFIN</sub> = 3.5V)

Parts Name		Limits		Unit	Maker	Parts Number	
	Min	Тур	Max	Offic	Marcel		
$C_{VDD}$	1	10	-	μF	Murata	GRT21BC81A106KE01	
Cvcc	1	10	-	μF	Murata	GRT31CC81E106KE01	
	-	1.0 x 2	-	μF	Murata	GRT21BC81E105KE13	
Сгв	-	10	-	nF	Murata	GRT188R71H103KE01	
Rfb_up	10	36	50	kΩ	ROHM	MCR03EZPFX3602	
Rfb_dwn	10	20	50	kΩ	ROHM	MCR03EZPFX2002	
R <sub>OUT0</sub> to Rout11	-	100	-	Ω	ROHM	MCR03EZPFX1000	
Couto to Cout11	-	4.7	-	nF	Murata	GRT188R71H472KE01	
R <sub>SDA</sub>	1	4.7	10	kΩ	ROHM	MCR03EZPFX4701	
RSCL	1	4.7	10	kΩ	ROHM	MCR03EZPFX4701	

Please set in consideration of temperature properties and DC bias properties not to become less than the minimum. Please consider it based on enough evaluations with the actual model.

# **Serial Communications**

The serial data control block consists of a register that stores data from SDA and SCL, and a DAC circuit that receives the output from this register and provides adjusted voltages to other IC blocks.



Figure 24. Serial Block Diagram

### **Double Register Switching Function**

Switching Low/High by SEL pin enables switch to REGISTER A or REGISTER B. At that time, 1.0 $\mu$ s (Max) takes from SEL pin switching to output (OUT) change start. When SEL = Low, REGISTER A is connected to DAC.

When SEL = High, REGISTER B is connected to DAC.

#### Gamma Output Setting

Relation between gamma output voltage (OUT0 to OUT11) and DAC setting value is shown in formula below.

*Gamma Output Voltage (OUT0 to OUT11)* = {(DAC Setting Value + 1)/1024} $xV_{REFIN} x 4$ 

Output voltage characteristics are the electrical characteristics shown in Page.8 regardless the setting voltage.

# **Output Voltage Setting Mode**

1. Auto-read Mode

The Auto-read function enables external EEPROM to be automatically read by using the I2C BUS Control. Automatic read from EEPROM will start when Auto-read trigger signal is inputted. I2C BUS Control timing is FAST-MODE of Timing Specification (P.24).

Data writing to a Register is operated in order: REGISTER0A to REGISTER11A, REGISTER0B to REGISTER11B.

In addition, I2C BUS Control timing chart between the external EEPROM and BD81849MUV-C in Auto-read Mode becomes like Figure 25.

SLAVE/AR = High setting activates Auto-read Mode. SLAVE signal is not accepted during Auto-read waiting mode after VDD input. After data reading completion by Auto-read, it switches to SLAVE MODE. Other command is rejected during Auto-read operation. Auto-read Mode is corresponded to EEPROM with 1k bit, 2k bit and 4k bit.

- 1.1. When BD81849MUV-C is connected to EEPROM
  - 1.1.1. When BD81849MUV-C is connected to 1k or 2k bit EEPROM A1 serves as the EEPROM word address setting pins. Also, A2 serves as the EERPOM device address. EEPROM device address is 1010\_00(A2).

	REGIST	ER A	REGISTER B			
A1	READ START READ END WORD ADDRESS WORD ADDRESS		READ START WORD ADDRESS	READ END WORD ADDRESS		
L	0(000h)	23(017h)	24(018h)	47(02Fh)		
Н	128(080h)	151(097h)	152(098h)	175(0AFh)		

1.1.2. When BD81849MUV-C is connected to 4k bit EEPROM

A1 and A2 serves as the EEPROM word address setting pins.

EEPROM device address is 1010\_00(PS) (PS is a page select bit.)

When A1 and A2 are both set to Low, read access is available for word addresses 0 through 47 in EEPROM.

After data read to all Register, each output starts outputting synchronously. Until output start from VCC input, it outputs 0V.

		REGIST	ER A	REGISTER B			
A2	A1	READ START	READ END	READ START	READ END		
		WORD ADDRESS	WORD ADDRESS	WORD ADDRESS	WORD ADDRESS		
L	L	0(000h)	23(017h)	24(018h)	47(02Fh)		
L	Н	128(080h)	151(097h)	152(098h)	175(0AFh)		
Н	L	256(100h)	279(117h)	280(118h)	303(12Fh)		
Н	Н	384(180h)	407(197h)	408(198h)	431(1AFh)		



Figure 25. I2C Timing Chart (Auto-read Mode)

# **Output Voltage Setting Mode - continued**

1.2. Explanation of Auto-read Trigger Signal

- 1.2.1. In case Auto-read starts by VDD power supply input
  - Auto-read will start after Power ON Reset release.

Gamma output voltage outputs a voltage matching the register setting synchronously after VCC voltage and REFIN voltage input.

The data reading time by Auto-read is 3ms (Max). Should maintain EN\_AR = High during that time.

[Mode Setting]

- SLAVE/AR = High
- VDD input with the EN\_AR pin is shorted to VDD pin



Figure 26. Auto-read Timing by VDD voltage

1.2.2. In case Auto-read starts by EN\_AR

Auto-read will start with EN\_AR = High.

Auto-read timing can be set optionally at the timing with EN\_AR = High.

Gamma output voltage outputs a voltage matching a Register setting synchronously after VCC voltage and REFIN voltage input.

Data reading time by Auto-read is 3ms (Max). Should maintain EN\_AR = High during that time.



- SLAVE/AR = High
- EN\_AR = Low => High



Figure 27. Auto-read Timing by EN\_AR

1.2.3. In case Auto-read starts by VCC power supply input

Auto-read will start at the timing with Under Voltage Lock Out release. Gamma output voltage outputs a voltage matching the register setting synchronously after Auto-read completion.

#### [Mode Setting]

- SLAVE/AR = High
- $EN_AR = Low$



Figure 28. Auto-read Timing by VCC Voltage

\*Data reading time by Auto-read is 3ms (Max).

\*The Auto-read starts by the VCC voltage input becomes effective only in the case of 1<sup>st</sup> Auto-read operation after the VDD voltage input.

# **Output Voltage Setting Mode - continued**

#### < About Data Refresh >

To perform reloading data "Data Refresh", having EN\_AR switches Low to High enables Auto-read operation again from EEPROM, and re-read the data. 10µs holding time is needed to determine EN\_AR logic. Data reading time by Auto-read is 3ms (Max). Should maintain EN\_AR = High during that time.

< In case inputting EN\_AR falls Low during Auto-read operation >

If inputting EN\_AR = Low during Auto-read operation, input from D15 to D0 is completed and write the inputted data to a register taken back ACK. When EN\_AR = Low is determined, the half-way and the following reading data will be invalid. 10μs holding time is needed to determine EN\_AR logic.

EN_AR									
	DAC(7A) MSbyte. D15-D10 have no meaning	Ackn	DAC(7A) LSbyte	Ackn	DAC(8A) MSbyte. I	015-D10 have no meaning	Ackn	DAC(8A) LSbyte	Ackn Stop
SCL									
SDA_in		<u>B Ackn D7</u>			X <u>D15</u> X <u>D14</u> X <u>D13</u> X	<u>D12 D11 D10 D9</u>	D8 Ackn		2 D1 D0 Ackn
Device_Ou	ut D15 D14 D13 D12 D11 D10 D9 D	8 Ackn D7	D6 D5 D4 D3 D2 D1 D	0 Ackr	D15 D14 D13	D12 D11 D10 D9	D8 Ackn	D7 D6 D5 D4 D3 D	2 D1 D0 Ackn
			Write o	lata in Re	gister7A			Data is invalid because of determination EN_AR=Low	Auto-read is ended before taking back ACK.

Figure 29. I2C Timing Chart (If EN\_AR go to Low level in the middle of Auto-read)

а

# **Output Voltage Setting Mode - continued**

2	. SLAVE MODE	
	Set SLAVE/AR = Low in SLAVE MODE.	
	Write data in a specified register address through I2C BUS Control.	
	There are two writing modes from I2C BUS Control to REGISTER: (1) Single Mode (2) Multi-Mode.	
	In Single Mode, write data in one specified register.	
	In Multi-Mode, inputting multiple data from start address as specified register at 2 <sup>nd</sup> byte enables to write data	ta in
	row.	
	Single Mode or Multi-Mode can be set by having or not having STOP bit.	
[Mc	de Setting]	
	• SLAVE/AR = Low	
	• $R/W = Low(1byte, 8^{th} bit)$	
	Write single DAC register. R4-R0 specify start DAC address	
	Start Device Address Write Acin Start DAC address pointer. R6-R5 have no meaning Acin DAC(pointer) MSbyte. D15-D10 have no meaning Acin DAC LSbyte Acin Stop	
SCL		
SDA_in		
Device_O		
	Figure 30. Single Mode I2C Write Timing Chart Trewbold DAC Register D9-D0 is	
	Write single DAC register. R4-R0 specify start DAC address	
	Start Device Address Write Adm Start DAC address pointer. R6-R5 have no meaning Adm DAC(pointer) MSbyte. D15-D10 have no meaning Adm	
SCL SDA_in		
Device_O		
	The whole DAC Register D9-D0 is updated in this moment.	
	DAC(11) MSbyte. D15-D10 have no meaning Ackin DAC(11) LSbyte Ackin Stop	
	D15 D14 D13 D12 D11 D10 D9 D8 Ackin D7 D6 D5 D4 D3 D2 D1 D0 Ackin	
	Figure 21 Multi Made 120 Write Timing Chart The whole DAC Register D9-D0 is	
	Figure 31. Multi-Mode I2C Write Timing Chart The whole DAC Register D9-D0 is updated in this moment.	

\*Writing data to a Register is operating in order: REGISTER0 A to REGISTER11 A, REGISTER0 B to REGISTER11 B.

# **Output Voltage Setting Mode - continued**

< Reading register data >

There are two reading modes from I2C BUS Control to Register: (1) Single Mode (2) Multi-Mode. In Single Mode, read data in one specified register.

In Multi-Mode, read out the REGISTER data in a row from the REGISTER which specified by start address.

To end the reading mode, send the NACK(ACK = H) and STOP bit.

#### [Mode Setting]





Figure 32. I2C Read Mode Timing Chart

\*1<sup>st</sup> byte: Send device address and R/W bit = Low.

\*2<sup>nd</sup> byte: Put R/W2 bit High and specify which REGISTER to read out with read mode.

\*3<sup>rd</sup> byte: Send device address and R/W bit = High.

\*After 4<sup>th</sup> byte: The REGISTER data which is read by the 4<sup>th</sup> byte and after.

# **REGISTER ADDRESS**

Device address A6 to A1 is specific to the IC. (A6 to A0) = 111010(A0).

A0 can be set externally. It is pulled down inside so that in open state, it is "0". If setting to "1", please connect to VDD.

Degister Nome		Regis	ster Ad	dress		Initial	Initial Register Name		Regis	ster Ad	dress		Initial
Register Name	R4 R3 R2 R1 R0 Value Register Name		R4	R3	R2	R1	R0	Value					
REGISTER0 A	0	0	0	0	0	000h	REGISTER0 B	1	0	0	0	0	000h
REGISTER1 A	0	0	0	0	1	000h	REGISTER1 B	1	0	0	0	1	000h
REGISTER2 A	0	0	0	1	0	000h	REGISTER2 B	1	0	0	1	0	000h
REGISTER3 A	0	0	0	1	1	000h	REGISTER3 B	1	0	0	1	1	000h
<b>REGISTER4 A</b>	0	0	1	0	0	000h	REGISTER4 B	1	0	1	0	0	000h
<b>REGISTER5 A</b>	0	0	1	0	1	000h	REGISTER5 B	1	0	1	0	1	000h
<b>REGISTER6 A</b>	0	0	1	1	0	000h	REGISTER6 B	1	0	1	1	0	000h
<b>REGISTER7 A</b>	0	0	1	1	1	000h	REGISTER7 B	1	0	1	1	1	000h
<b>REGISTER8 A</b>	0	1	0	0	0	000h	REGISTER8 B	1	1	0	0	0	000h
<b>REGISTER9 A</b>	0	1	0	0	1	000h	REGISTER9 B	1	1	0	0	1	000h
REGISTER10 A	0	1	0	1	0	000h	REGISTER10 B	1	1	0	1	0	000h
REGISTER11 A	0	1	0	1	1	000h	REGISTER11 B	1	1	0	1	1	000h

As register address, use lower 5 bit(R4 to R0) at  $2^{nd}$  byte. R6 to R5 should be set to "0" as usual. When R7 = Low, Register enter writing mode and R7 = High, Register enter reading mode.

# **Power Supply Sequence**

Activate the logic power supply VDD before the power supply VCC to prevent IC malfunctions due to undefined logic in the logic circuit. Input serial data after canceling the Power ON Reset. When turning off the IC's power supplies, turn off VCC first and then VDD.



Figure 33. Power Supply Sequence Diagram

Parameter	Symbol		Unit		
Falameter	Symbol	Min	Тур	Max	Unit
Serial Input Timing	t <sub>DS</sub>	100	-	-	μs
VCC Input Timing	t <sub>SV</sub>	-	10	-	μs
Power Supply OFF Timing	t <sub>VD</sub>	0	10	-	μs
VCC(REFIN) Rising Time	tvcc	3	-	-	ms
VDD Rising Time	t <sub>VDD</sub>	1	-	-	ms

# I2C BUS Control Timing Chart



Figure 34. I2C BUS Control Timing

## **Timing Specification**

Parameter	Symbol	STANDARD-MODE			FAST-MODE			1 1
Falameter		Min	Тур	Max	Min	Тур	Max	Unit
Auto-read SCL Frequency	<b>f</b> ASCL	150	275	400	150	275	400	kHz
SCL Frequency	f <sub>SCL</sub>	-	-	100	-	-	400	kHz
SCL"H" Time	tнigн	4.0	-	-	0.6	-	-	μs
SCL"L" Time	tLOW	4.7	-	-	1.2	-	-	μs
Rising Time	t <sub>R</sub>	-	-	1.0	-	-	0.3	μs
Falling Time	tF	-	-	0.3	-	-	0.3	μs
Start Condition Hold Time	t <sub>HD</sub> :STA	4.0	-	-	0.6	-	-	μs
Start Condition Setup Time	ts∪:STA	4.7	-	-	0.6	-	-	μs
SDA Hold Time	t <sub>HD</sub> :DAT	200	-	-	100	-	-	ns
SDA Setup Time	ts∪:DAT	200	-	-	100	-	-	ns
Acknowledge Delay Time	tPD	-	-	0.9	-	-	0.9	μs
Acknowledge Hold Time	t <sub>DH</sub>	-	0.1	-	-	0.1	-	μs
Stop Condition Setup Time	ts∪:STO	4.0	-	-	0.6	-	-	μs
BUS Discharge Time	t <sub>BUF</sub>	4.7	-	-	1.2	-	-	μs
Noise Spike Width	t∟	-	0.1	-	-	0.1	-	μs

# Selection of Components Externally Connected

#### VDAC Output Voltage Setting

Refer to the following equation to set the feedback resistor. FB voltage is 1.25V (Typ).

As the setting range,  $10k\Omega$  to  $50k\Omega$  is recommended.

If the resistor is set less than  $10k\Omega$ , it causes the reduction of power efficiency. If it is set more than  $50k\Omega$ , the offset voltage becomes larger by the input bias current  $0.1\mu A$  (Typ) in the internal LDO.

$$V_{VDAC} = \frac{R_{FB\_UP} + R_{FB\_DWN}}{R_{FB\_DWN}} \times V_{FB} \quad [V]$$



Figure 35. Application Circuit Diagram

### **PCB Layout Guide**

**GND** Wiring Pattern

The high current GND (GND, AGND, DACGND) should be wired thick. To reduce line impedance, the GND lines must be as short and thick as possible and uses few via.

Power Supply Voltage Line Wiring Pattern

For power supply voltage (VDD, VCC) and internal reference voltage (REFIN), place smooth capacitor nearby IC pin. Please note that smooth capacitor does not vary PCB layer.

The figure 36 shows an application circuit on the basic PCB layout pattern guideline mentioned above.

Bold dot line (Black): High current line One dot and dashed line (Blue): Wiring easily affected by noise



Figure 36. Application Chart (TOP VIEW)

# I/O Equivalence Circuit



# I/O Equivalence Circuit - continued



# I/O Equivalence Circuit - continued

30. REFIN	31. VDAC	32. FB
50kΩ	VCC VCC	

#### **Operational Notes**

#### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

#### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

#### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

#### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

#### 5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

#### 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

#### 7. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

#### 8. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

#### 9. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

#### 10. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

#### **Operational Notes - continued**

#### 11. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.



Figure 37. Example of monolithic IC structure

#### 12. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

#### 13. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and the maximum junction temperature rating are all within the Area of Safe Operation (ASO).

#### 14. Thermal Shutdown Circuit (TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's maximum junction temperature rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF all output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

#### **15.** Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

# **Ordering Information**



# **Marking Diagram**



# Datasheet



# **Revision History**

Date	Revision	Changes
6.Jul.2017	001	New Release

# Notice

#### **Precaution on using ROHM Products**

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment <sup>(Note 1)</sup>, aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

JAPAN	USA	EU	CHINA
CLASSI	CLASSⅢ	CLASS II b	CLASSII
CLASSⅣ	CLASSI	CLASSⅢ	CLASSII

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:

[a] Installation of protection circuits or other protective devices to improve system safety

[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure

- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

#### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

#### Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

#### **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.