


## Automotive-grade N-channel 100 V, 7 mΩ typ., 80 A, STripFET™ F7 Power MOSFET in an H<sup>2</sup>PAK-2 package

### Features



Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STH80N10LF7-2AG	100 V	10 mΩ	80 A	110 W

- AEC-Q101 qualified
- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness



### Applications

- Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



#### Product status link

[STH80N10LF7-2AG](#)

#### Product summary

<b>Order code</b>	STH80N10LF7-2AG
<b>Marking</b>	80N10LF7
<b>Package</b>	H <sup>2</sup> PAK-2
<b>Packing</b>	Tape and reel

## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	100	V
$V_{GS}$	Gate-source voltage	$\pm 20$	V
$I_D$	Drain current (continuous) at $T_{case} = 25^\circ\text{C}$	80	A
	Drain current (continuous) at $T_{case} = 100^\circ\text{C}$	54	
$I_{DM}$ <sup>(1)</sup>	Drain current (pulsed)	320	A
$P_{TOT}$	Total dissipation at $T_{case} = 25^\circ\text{C}$	110	W
$E_{AS}$ <sup>(2)</sup>	Single pulse avalanche energy	108	mJ
$T_{stg}$	Storage temperature range	-55 to 175	$^\circ\text{C}$
$T_j$	Operating junction temperature range		

1. Pulse width is limited by safe operating area.

2.  $T_j \leq 25^\circ\text{C}$ ,  $I_D=80\text{ A}$ ,  $V_{DD}=60\text{ V}$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	1.36	$^\circ\text{C/W}$
$R_{thj-pcb}$ <sup>(1)</sup>	Thermal resistance junction-pcb	35	

1. When mounted on a 1-inch<sup>2</sup> FR-4 board, 2oz Cu.

## 2 Electrical characteristics

( $T_{case} = 25^\circ\text{C}$  unless otherwise specified).

**Table 3. Static**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	100			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}$			1	$\mu\text{A}$
		(1) $V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}$ $T_J = 125^\circ\text{C}$			10	
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	1		2.5	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 40 \text{ A}$		7	10	$\text{m}\Omega$
		$V_{GS} = 4.5 \text{ V}, I_D = 40 \text{ A}$		9	16	

1. Defined by design, not subject to production test.

**Table 4. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	2900	-	$\text{pF}$
$C_{oss}$	Output capacitance		-	1077	-	
$C_{rss}$	Reverse transfer capacitance		-	99	-	
$Q_g$	Total gate charge	$V_{DD} = 50 \text{ V}, I_D = 80 \text{ A}, V_{GS} = 4.5 \text{ V}$ (see Figure 13. Test circuit for gate charge behavior)	-	28.3	-	$\text{nC}$
$Q_{gs}$	Gate-source charge		-	10.4	-	
$Q_{gd}$	Gate-drain charge		-	14.3	-	

**Table 5. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_D = 40 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 12. Test circuit for resistive load switching times)	-	14.7	-	$\text{ns}$
$t_r$	Rise time		-	33	-	
$t_{d(off)}$	Turn-off delay time		-	69.3	-	
$t_f$	Fall time		-	21	-	







**Table 6. Source-drain diode**






Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		80	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		320	A
$V_{SD}^{(2)}$	Forward on voltage	$V_{GS} = 0 \text{ V}, I_{SD} = 80 \text{ A}$	-		1.5	V
$t_{rr}$	Reverse recovery time		-	55.7		ns
$Q_{rr}$	Reverse recovery charge	$I_{SD} = 80 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}, V_{DD} = 80 \text{ V}$ (see <a href="#">Figure 14. Test circuit for inductive load switching and diode recovery times</a> )	-	79.6		nC
$I_{RRM}$	Reverse recovery current		-	2.9		A

1. Pulse width limited by safe operating area.

2. Pulse test: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.


## 2.1 Electrical characteristics curves

**Figure 1. Safe operating area**

**Figure 2. Thermal impedance**

**Figure 3. Output characteristics**

**Figure 4. Transfer characteristics**

**Figure 5. Gate charge vs gate-source voltage**

**Figure 6. Static drain-source on-resistance**


**Figure 7. Capacitance variations**

**Figure 8. Normalized gate threshold voltage vs temperature**

**Figure 9. Normalized on-resistance vs temperature**

**Figure 10. Normalized V\_(BR)DSS vs temperature**

**Figure 11. Source-drain diode forward characteristics**



### 3 Test circuits

**Figure 12.** Test circuit for resistive load switching times




AM01468v1

**Figure 13.** Test circuit for gate charge behavior




AM01469v1

**Figure 14.** Test circuit for inductive load switching and diode recovery times




AM01470v1

**Figure 15.** Unclamped inductive load test circuit




AM01471v1

**Figure 16.** Unclamped inductive waveform



AM01472v1

**Figure 17.** Switching time waveform



AM01473v1

## 4


## Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

### 4.1


### H<sup>2</sup>PAK-2 shallow gullwing package information

Figure 18. H<sup>2</sup>PAK-2 shallow gullwing package outline



**Table 7. H<sup>2</sup>PAK-2 shallow gullwing mechanical data**



Dim.	mm		
	Min.	Typ.	Max.
A	4.30	-	4.70
A1	-0.05	-	0.08
C	1.17	-	1.37
e	4.98	-	5.18
E	0.50	-	0.90
F	0.78	-	0.85
H	10.00	-	10.40
H1	7.40	-	7.80
L	15.30	-	15.80
L1	1.27	-	1.40
L2	4.93	-	5.23
L3	6.85	-	7.25
L4	1.50	-	1.70
M	2.60	-	2.90
R	0.20	-	0.60
V	0°	-	8°

**Figure 19. H<sup>2</sup>PAK-2 recommended footprint (dimensions are in mm)**

8159712\_7\_footprint

## 4.2 Packing information

Figure 20. Tape outline



Bending radius

AM08852v2

Figure 21. Reel outline




Table 8. Tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	10.5	10.7	A		330
B0	15.7	15.9	B	1.5	
D	1.5	1.6	C	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	T		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base quantity		1000
P2	1.9	2.1	Bulk quantity		1000
R	50				
T	0.25	0.35			
W	23.7	24.3			

## Revision history

**Table 9. Document revision history**

Date	Version	Changes
13-Jun-2016	1	First release
14-Jan-2019	2	Updated description title and Section Features.

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>2</b>
<b>2</b>	<b>Electrical characteristics.....</b>	<b>3</b>
<b>2.1</b>	Electrical characteristics curves .....	5
<b>3</b>	<b>Test circuits .....</b>	<b>7</b>
<b>4</b>	<b>Package information.....</b>	<b>8</b>
<b>4.1</b>	H <sup>2</sup> PAK-2 shallow gullwing package information .....	8
<b>4.2</b>	Packing information .....	9
	<b>Revision history .....</b>	<b>12</b>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved