

SBS 1.1-COMPLIANT GAS GAUGE AND PROTECTION-ENABLED IC WITH IMPEDANCE TRACK™

Check for Samples: bq20z75-V180

FEATURES

- Next Generation Patented Impedance Track™
 Technology accurately Measures Available
 Charge in Li-Ion and Li-Polymer Batteries
 - Better than 1% Error Over Lifetime of the Battery
 - Instant Accuracy No Learning Cycle Required
- Supports the Smart Battery Specification SBS V1.1
- Flexible Configuration for 2 to 4 Series Li-lon and Li-Polymer Cells
- Powerful 8-Bit RISC CPU With Ultra-Low Power Modes
- Full Array of Programmable Protection Features
 - Voltage, Current and Temperature
- Supports SHA-1 Authentication
- small 38-Pin TSSOP (DBT) Package

APPLICATIONS

- Notebook PCs
- Medical and Test Equipment
- Portable Instrumentation

DESCRIPTION

The bg20z75-V180 SBS-compliant gas gauge and protection IC is a single IC solution designed for battery-pack or in-system installation. bg20z75-V180 measures and maintains an accurate record of available charge in Li-ion or Li-polymer batteries using its integrated high-performance analog peripherals, monitors capacity change, battery impedance, open-circuit voltage, and other critical parameters of the battery pack as well and reports the information to the system host controller over a serial-communication bus. Together integrated analog front-end (AFE) short-circuit and overload protection the bg20z75-V180 maximizes functionality, safety and minimize external component count, cost and size in smart battery circuits.

The implemented Impedance Track™ gas gauging technology continuously analyzes the battery impedance, resulting in superior gas-gauging accuracy. This enables remaining capacity to be calculated with discharge rate, temperature, and cell aging all accounted for during each stage of every cycle with high accuracy.

Table 1. AVAILABLE OPTIONS

т —	PACKAGE		
1 _A	38-PIN TSSOP (DBT) Tube ⁽¹⁾ 38-PIN TSSOP (DBT) Tape and F		
	bq20z75DBT	bq20z75DBTR	
-40°C to 85°C	bq20z75DBT-V160	bq20z75DBTR-v160	
	bq20z75DBT-v180	bq20z75DBTR-v180	

⁽¹⁾ A single tube quantity is 50 units.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

IMPEDANCE TRACK is a trademark of Texas Instruments.

⁽²⁾ A single reel quantity is 2000 units


SLUSA22 – DECEMBER 2009 www.ti.com






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

SYSTEM PARTITIONING DIAGRAM



TSSOP (PW) (TOP VIEW)



TERMINAL FUNCTIONS

TF	TERMINAL FUNCTIONS TERMINAL TERMINAL TERMINAL TERMINAL TERMINAL						
NO.	NAME	I/O ⁽¹⁾	DESCRIPTION				
1	DSG	0	High side N-channel discharge FET gate drive				
2	PACK	IA, P	Battery pack input voltage sense input. It also serves as device wake up when device is in shutdown mode.				
3	VCC	Р	Positive device supply input. Connect to the center connection of the CHG FET and DSG FET to ensure device supply either from battery stack or battery pack input				
4	ZVCHG	0	P-channel pre-charge FET gate drive				
5	GPOD	OD	High voltage general purpose open drain output. Can be configured to be used in pre-charge condition				
6	PMS	I	Pre-charge mode setting input. Connect to PACK to enable 0v pre-charge using charge FET connected at CHG pin. Connect to VSS to disable 0V pre-charge using charge FET connected at CHG pin.				
7	VSS	Р	Negative device power supply input. Connect all VSS pins together for operation of device				
8	REG33	Р	3.3V regulator output. Connect at least a 2.2µF capacitor to REG33 and VSS				
9	TOUT	Р	Termistor bias supply output				
10	VCELL+	-	Internal cell voltage multiplexer and amplifier output. Connect a 0.1µF capacitor to VCELL+ and VSS				
11	ALERT	I/OD	Alert output. In case of short circuit condition, overload condition and watchdog time out this pin will be triggered.				
12	PRES	I/OD	System / Host present input. Pull up to TOUT				
13	TS1	IA	Temperature sensor 1 input				
14	TS2	IA	Temperature sensor 2 input				
15	PFIN	I/OD	Fuse blow detection input				
16	SAFE	I/OD	blow fuse signal output				
17	SMBD	I/OD	SMBus data line				
18	SMBC	I/OD	SMBus clock line				
19	NC	-	Not Connected				
20	VSS	Р	Negative device power supply input. Connect all VSS pins together for operation of device.				
21	VSS	Р	Negative device power supply input. Connect all VSS pins together for operation of device.				
22	GSRP	IA	Coulomb counter differential input. Connect to one side of the sense resistor				
23	GSRN	IA	Coulomb counter differential input. Connect to one side of the sense resistor				
24	MRST	ı	Reset input for internal CPU core. connect to RESET for correct operation of device.				
25	VSS	Р	Negative device power supply input. Connect all VSS pins together for operation of device.				
26	REG25	Р	2.5V regulator output. Connect at least a 1µF capacitor to REG25 and VSS				
27	RBI	Р	RAM backup input. Connect a capacitor to this pin and VSS to protect loss of RAM data in case of short-circuit condition				
28	VSS	Р	Negative device power supply input. Connect all VSS pins together for operation of device				
29	RESET	0	Reset output. Connect to MSRT.				
30	ASRN	IA	Short-circuit and overload detection differential input				
31	ASRP	IA	Short-circuit and overload detection differential input				
32	VC5	IA,P	Cell voltage sense input and cell balancing input for the negative voltage of the bottom cell in cell stack.				
33	VC4	IA,P	Cell voltage sense input and cell balancing input for the positive voltage of the bottom cell and the negative voltage of the second lowest cell in cell stack.				
34	VC3	IA,P	Cell voltage sense input and cell balancing input for the positive voltage of the second lowest cell in cell stack and the negative voltage of the second highest cell in 4 cell applications.				
35	VC2	IA,P	Cell voltage sense input and cell balancing input for the positive voltage of the second highest cell and the negative voltage of the highest cell in 4 cell applications. Connect to VC3 in 2 cell stack applications				
36	VC1	IA,P	Cell voltage sense input and cell balancing input for the positive voltage of the highest cell in cell stack in 4 cell applications. Connect to VC2 in 3 or 2 cell stack applications				

(1) I = Input, IA = Analog input, I/O = Input/output, I/OD = Input/Open-drain output, O = Output, OA = Analog output, P = Power



TERMINAL FUNCTIONS (continued)

TER	TERMINAL		DESCRIPTION	
NO.	NAME	I/O ⁽¹⁾	DESCRIPTION	
37	BAT	0	Battery stack voltage sense input	
38	CHG	0	High side N-channel charge FET gate drive	

Absolute Maximum Ratings

Over Operating Free-Air Temperature (unless otherwise noted) (1)

	DESCRIPTION	PIN	UNIT
V _{MAX}	Supply voltage range	VBAT, VCC	-0.3V to 34V
V MAX Sup V IN Inpu V OUT Outp I SS Max T A Ope T F Fun T stg Stor		PACK, PMS	-0.3V to 34V
		VC(n)-VC(n+1); n = 1, 2, 3, 4	-0.3V to 8.5V
		VC1, VC2, VC3, VC4	-0.3V to 34V
		VC5	-0.3V to 1.0V
V _{IN}	Input voltage range	PFIN, SMBD, SMBC, DISP	-0.3V to 6.0V
		TS1, TS2, VCELL+, PRES; ALERT	-0.3 V to V _{REG25} + 0.3 V
		MRST, GSRN, GSRP, RBI	-0.3 V to V _{REG25} + 0.3 V
		ASRN, ASRP	-1.0V to 1.0V
		DSG, CHG, GPOD	-0.3V to 34V
V _{OUT}		VBAT, VCC PACK, PMS -0.3V to VC(n)-VC(n+1); n = 1, 2, 3, 4 VC1, VC2, VC3, VC4 VC5 PFIN, SMBD, SMBC, DISP TS1, TS2, VCELL+, PRES; ALERT MRST, GSRN, GSRP, RBI ASRN, ASRP -1.0V to ZVCHG TOUT, ALERT, REG33, RESET REG25, SAFE, TOUT PRES, PFIN, SMBD, SMBD, SMBC -0.3V to -0.3	–0.3V to V $_{\rm BAT}$
	Output voltage range		-0.3 V to 6.0V
		RESET	-0.3 V to 7.0V
		REG25, SAFE, TOUT	-0.3V to 2.75V
I _{SS}	Maximum combined sink current for input pins		50mA
T _A	Operating free-air temperature range		-40°C to 85°C
T _F	Functional temperature		-40°C to 100°C
T _{stg}	Storage temperature range		−65°C to 150°C
T _{sld}	Lead temperature (soldering, 10s)		300°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAME	TER	PIN	MIN	NOM MAX	UNIT
V _{SUP}	Supply voltage	VCC, VBAT	4.5	25	V
V	Minimum startup voltage	VCC, BAT, PACK	5.5		V
STARTUP					
		VC(n)-VC(n+1); n = 1,2,3,4	0	5	V
		VC1, VC2, VC3, VC4	0	V_{SUP}	٧
V _{IN}	Input Voltage Range	VC5	0	0.5	V
		ASRN, ASRP	-0.5	0.5	V
		PACK, PMS	0	25	V
V_{GPOD}	Output Voltage Range	GPOD	0	25	V
A_{GPOD}	Drain Current ⁽¹⁾	GPOD		1	mA
C _{REG25}	2.5V LDO Capacitor	REG25	1		μF
C _{REG33}	3.3V LDO Capacitor	REG33	2.2		μF
C _{VCELL+}	Cell Voltage Output Capacitor	VCELL+	0.1		μF
C _{PACK}	PACK input block resistor ⁽²⁾	PACK	1		kΩ

⁽¹⁾ Use external resistor to limit current to GPOD to 1mA in high voltage application.

Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT				<u> </u>	
I _{NORMAL}	Firmware running			550		μΑ
I _{SLEEP}	Sleep Mode	CHG FET on; DSG FET on		124		μΑ
		CHG FET off; DSG FET on		90		μΑ
		CHG FET off; DSG FET off		52		μΑ
I _{SHUTDOW} N	Shutdown Mode			0.1	1	μΑ
SHUTDO	WN WAKE; T _A = 25°C (unless otherwise i	noted)				
I _{PACK}	Shutdown exit at V _{STARTUP} threshold				1	μΑ
SRx WAK	(E FROM SLEEP; T _A = 25°C (unless other	rwise noted)				
V_{WAKE}	Positive or negative wake threshold with 1.00 mV, 2.25 mV, 4.5 mV and 9 mV programmable options		1.25		10	mV
		V _{WAKE} = 1.0mV; IWAKE=0, RSNS1=0, RSNS0=1;	-0.7		0.7	
V _{WAKE_A}	A	V _{WAKE} = 2.25mV; IWAKE =1, RSNS1=0, RSNS0=1; IWAKE =0, RSNS1=1, RSNS0=0;	-0.8		0.8	
CR	Accuracy of V _{WAKE}	V _{WAKE} = 4.5mV; IWAKE =1, RSNS1=1, RSNS0=1; IWAKE =0, RSNS1=1, RSNS0=0;	-1.0		1.0	mV
		V _{WAKE} = 9mV; IWAKE =1, RSNS1=1, RSNS0=1;	-1.4		1.4	
V _{WAKE_T}	Temperature drift of V _{WAKE} accuracy			0.5		%/°C
t _{WAKE}	Time from application of current and wake of bq20z75-V180			1	10	ms
POWER-0	ON RESET					
V _{IT} _	Negative-going voltage input	Voltage at REG25 pin	1.70	1.80	1.90	V

⁽²⁾ External resistor to limit inrush current PACK pin required.

SLUSA22 – DECEMBER 2009 www.ti.com



Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{hys}	Hysteresis	$V_{IT+} - V_{IT-}$	50	150	250	mV
t _{RST}	RESET active low time	active low time after power up or watchdog reset	100	250	560	μs
WATCHD	OG TIMER					
t _{WDTINT}	Watchdog start up detect time		250	500	1000	ms
t_{WDWT}	Watchdog detect time		50	100	150	μs
2.5V LDO	; $I_{REG33OUT} = 0mA$; $T_A = 25$ °C (unless of	therwise noted)				
V _{REG25}	Regulator output voltage	4.5 < VCC or BAT < 25V; I _{REG25OUT} ≤16mA; T _A = −40°C to 100°C	2.41	2.5	2.59	V
ΔV _{REG25} TEMP	Regulator output change with temperature	$I_{REG25OUT}$ = 2mA; T_A = -40°C to 100°C		±0.2		%
$\begin{array}{c} \Delta V_{REG25L} \\ \text{INE} \end{array}$	Line regulation	5.4 < VCC or BAT < 25V; I _{REG25OUT} = 2mA		3	10	mV
ΔV_{REG25L}	Load Regulation	$0.2\text{mA} \le I_{\text{REG25OUT}} \le 2\text{mA}$		7	25	m\/
OAD	Load Negulation	0.2mA ≤ I _{REG25OUT} ≤ 16mA		15	50	mV
I _{REG25MA}	Current Limit	drawing current until REG25 = 2V to 0V	5	40	75	mA
3.3V LDO	; $I_{REG25OUT} = 0mA$; $T_A = 25$ °C (unless of	otherwise noted)				
V_{REG33}	Regulator output voltage	4.5 < VCC or BAT < 25V; I _{REG33OUT} ≤ 25mA; T _A = −40°C to 100°C	3	3.3	3.6	٧
∆V _{REG33} TEMP	Regulator output change with temperature	$I_{REG33OUT}$ = 2mA; T_A = -40°C to 100°C		±0.2		%
$\begin{array}{c} \Delta V_{REG33L} \\ \text{INE} \end{array}$	Line regulation	5.4 < VCC or BAT < 25V; I _{REG33OUT} = 2mA		3	17	mV
ΔV_{REG33L}	Load Regulation	$0.2\text{mA} \le I_{\text{REG33OUT}} \le 2\text{mA}$		7	17	mV
OAD	Load Regulation	0.2mA ≤ I _{REG33OUT} ≤ 25mA		40	100	IIIV
I _{REG33MA}	Current Limit	drawing current until REG33 = 3V	25	100	145	mA
Χ	Current Linix	short REG33 to VSS, REG33 = 0V	12		65	
	TOR DRIVE		T.			
V _{TOUT}	Output voltage	$I_{TOUT} = 0mA; T_A = 25^{\circ}C$		V_{REG25}		V
R _{DS(ON)}	TOUT pass element resistance	$I_{TOUT} = 1$ mA; $R_{DS(ON)} = (V_{REG25} - V_{TOUT}) / 1$ mA; $T_A = -40$ °C to 100 °C		50	100	Ω
VCELL+ I	HIGH VOLTAGE TRANSLATION		1			
V _{VCELL+O}		$VC(n) - VC(n+1) = 0V$; $T_A = -40^{\circ}C$ to $100^{\circ}C$	0.950	0.975	1	
UT		$VC(n) - VC(n+1) = 4.5V$; $T_A = -40$ °C to 100°C	0.275	0.3	0.375	
V _{VCELL+R} EF	Translation output	internal AFE reference voltage ; $T_A = -40^{\circ}\text{C}$ to 100°C	0.965	0.975	0.985	V
V _{VCELL+P} ACK		Voltage at PACK pin; $T_A = -40$ °C to 100°C	0.98*V _{PAC} _K /18	V _{PACK} /18	1.02*V _{PA} _{CK} /18	
V _{VCELL+B} AT		Voltage at BAT pin; $T_A = -40$ °C to 100°C	0.98*V _{BAT} / 18	V _{BAT} /18	1.02*V _{BA} _T /18	
CMMR	Common mode rejection ratio	VCELL+	40			dB
	Call apple factor	K= {VCELL+ output (VC5=0V; VC4=4.5V) - VCELL+ output (VC5=0V; VC4=0V)}/4.5	0.147	0.150	0.153	
K	Cell scale factor	K= {VCELL+ output (VC2=13.5V; VC1=18V) – VCELL+ output (VC5=13.5V; VC1=13.5V)}/4.5	0.147	0.150	0.153	

Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
VCELL+OU T	Drive Current to VCELL+ capacitor	VC(n) – VC(n+1) = 0V; VCELL+ = 0V; T _A = -40°C to 100°C	12	18		μA	
V _{VCELL+O}	CELL offset error	CELL output (VC2 = VC1 = 18V) – CELL output (VC2 = VC1 = 0V)	-18	-1	18	mV	
I _{VCnL}	VC(n) pin leakage current	VC1, VC2, VC3, VC4, VC5 = 3V	-1	0.01	1	μΑ	
CELL BAL	ANCING						
R _{BAL}	internal cell balancing FET resistance	$R_{DS(on)}$ for internal FET switch at V_{DS} = 2V; T_A = 25°C	200	400	600	Ω	
HARDWAI	RE SHORT CIRCUIT AND OVERLOAD P	ROTECTION; $T_A = 25^{\circ}C$ (unless other	wise noted)				
		V _{OL} = 25mV (min)	15	25	35		
$V_{(OL)}$	OL detection threshold voltage accuracy	V _{OL} = 100mV; RSNS = 0, 1	90	100	110	mV	
		V _{OL} = 205mV (max)	185	205	225		
		V _{SCC} = 50mV (min)	30	50	70		
V _(SCC)	SCC detection threshold voltage accuracy	V _{SCC} = 200mV; RSNS = 0, 1	180	200	220	mV	
	accuracy	V _{SCC} = 475mV (max)	428	475	523		
Ì		V _{SCD} = -50mV (min)	-30	-50	-70		
V _(SCD)	SCD detection threshold voltage accuracy	V _{SCD} = -200mV; RSNS = 0, 1	-180	-200	-220	+	
	accuracy	V _{SCD} = -475mV (max)	-428	-475	-523		
t _{da}	Delay time accuracy			±15.25		μs	
t _{pd}	Protection circuit propagation delay			50		μs	
	E CIRCUIT; T _A = 25°C (unless otherwise	noted)	1				
V_{DSGON}	DSG pin output on voltage	$V_{DSGON} = V_{DSG} - V_{PACK}$; $V_{GS} = 10M\Omega; DSG$ and CHG on; $T_A = -40$ °C to 100 °C	8	12	16	V	
V _{CHGON}	CHG pin output on voltage	$V_{CHGON} = V_{CHG} - V_{BAT}; V_{GS} = 10M\Omega; DSG and CHG on; T_A = -40°C to 100°C$	8	12	16	V	
V _{DSGOFF}	DSG pin output off voltage	V _{DSGOFF} = V _{DSG} - V _{PACK}			0.2	V	
	CHG pin output off voltage	V _{CHGOFF} = V _{CHG} - V _{BAT}			0.2	V	
t _R	Rise time	C _L =4700pF; V _{PACK} ≤ DSG ≤V _{PACK} + 4V		400	1000	μs	
-10		C _L =4700pF; V _{BAT} ≤ CHG ≤V _{BAT} + 4V		400	1000	μ-	
	Faller	C _L =4700pF; V _{PACK} + V _{DSGON} ≤ DSG ≤V _{PACK} + 1V		40	200		
t _F	Fall time	C_L =4700pF; $V_{BAT} + V_{CHGON} \le CHG$ $\le V_{BAT} + 1V$		40	200	μs	
V _{ZVCHG}	ZVCHG clamp voltage	BAT = 4.5V	3.3	3.5	3.7	V	
	$_{\text{c}}$ = -40°C to 100°C (unless otherwise not	ed)	•			•	
D	Internal multip mariety	ALERT	60	100	200	1.0	
R _{PULLUP}	Internal pullup resistance	RESET	1	3	6	kΩ	
		ALERT			0.2		
V _{OL}	Logic low output voltage level	$\overline{\text{RESET}}$; $V_{\text{BAT}} = 7V$; $V_{\text{REG25}} = 1.5V$; $I_{\text{RESET}} = 200\mu\text{A}$			0.4	V	
		GPOD; I _{GPOD} = 50μA			0.6	†	
LOGIC SM	IBC, SMBD, PFIN, PRES, SAFE, ALERT		1			1	
			2.0			V	
					0.8	V	
V _{IH}	High-level input voltage Low-level input voltage		2.0		(0.8	

SLUSA22-DECEMBER 2009 www.ti.com



Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	Output voltage high ⁽¹⁾	SAFE, $I_L = -0.5 \text{ mA}$	V _{REG25} -0. 5			V
V _{OL}	Low-level output voltage	PRES, PFIN, ALERT, I _L = 7 mA;			0.4	V
Cı	Input capacitance			5		рF
I _(SAFE)	SAFE source currents	SAFE active, SAFE = V _{REG25} -0.6 V	-3			mA
I _{lkg(SAFE)}	SAFE leakage current	SAFE inactive	-0.2		0.2	μΑ
I _{lkg}	Input leakage current				1	μΑ
ADC ⁽²⁾		,	•			
	Input voltage range	TS1,TS2, using external V _{ref}	-0.2		V _{REG25} + 0.2	V
	Conversion time			31.5		ms
	Resolution (no missing codes)		16			bits
	Effective resolution		14	15		bits
	Integral nonlinearity				±0.03	%FSR ⁽³⁾
	Offset error ⁽⁴⁾			140	250	μV
	Offset error drift ⁽⁴⁾	T _A = 25°C to 85°C		2.5	18	μV/°C
	Full-scale error ⁽⁵⁾			±0.1%	±0.7%	
	Full-scale error drift			50		PPM/°C
	Effective input resistance (6)		8			ΜΩ
COULON	MB COUNTER	4				
	Input voltage range		-0.20		0.20	V
	Conversion time	Single conversion		250		ms
	Effective resolution	Single conversion	15			bits
		-0.1 V to 0.20 V		±0.007	±0.034	** = 0 =
	Integral nonlinearity	-0.20 V to -0.1 V		±0.007		%FSR
	Offset error (7)	T _A = 25°C to 85°C		10		μV
	Offset error drift			0.4	2.45	μV/°C
	Full-scale error ^{(8) (9)}			±0.35%		
	Full-scale error drift			150		PPM/°C
	Effective input resistance (10)	T _A = 25°C to 85°C	2.5			ΜΩ
INTERNA	AL TEMPERATURE SENSOR	-	1			
V _(TEMP)	Temperature sensor voltage ⁽¹¹⁾			-2.0		mV/°C
VOLTAG	E REFERENCE		1			
	Output voltage		1.215	1.225	1.230	V
	Output voltage drift			65		PPM/°C
HIGH FR	EQUENCY OSCILLATOR	1	1			
f _(OSC)	Operating frequency			4.194		MHz

- RC[0:7] bus
- Unless otherwise specified, the specification limits are valid at all measurement speed modes
- Full-scale reference
- (4) Post-calibration performance and no I/O changes during conversion with SRN as the ground reference
- Uncalibrated performance. This gain error can be eliminated with external calibration.
- (6) The A/D input is a switched-capacitor input. Since the input is switched, the effective input resistance is a measure of the average resistance.
- Post-calibration performance
- (8) Reference voltage for the coulomb counter is typically V_{ref}/3.969 at V_{REG25} = 2.5 V, T_A = 25°C.
 (9) Uncalibrated performance. This gain error can be eliminated with external calibration.
- (10) The CC input is a switched capacitor input. Since the input is switched, the effective input resistance is a measure of the average resistance.
- (11) -53.7 LSB/°C

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted), $T_A = -40$ °C to 85°C, $V_{REG25} = 2.41$ V to 2.59 V, $V_{BAT} = 14$ V, $C_{REG25} = 1\mu$ F, $C_{REG33} = 2.2\mu$ F; typical values at $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _(EIO)	Frequency error (12) (13)		-3%	0.25%	3%	
	Frequency error (7 (3)	$T_A = 20^{\circ}\text{C to } 70^{\circ}\text{C}$ —2%	0.25%	2%		
t _(SXO)	Start-up time ⁽¹⁴⁾			2.5	5	ms
LOW FR	EQUENCY OSCILLATOR					
f _(LOSC)	Operating frequency			32.768		kHz
	Frequency error ⁽¹³⁾ (15)		-2.5%	0.25%	2.5%	
t _(LEIO)	Frequency error (19)	T _A = 20°C to 70°C	-1.5%	0.25%	1.5%	
t _(LSXO)	Start-up time ⁽¹⁴⁾				500	μs

⁽¹²⁾ The frequency error is measured from 4.194 MHz.

Data Flash Characteristics Over Recommended Operating Temperature and Supply Voltage

Typical Values at $T_A = 25$ °C and $V_{REG25} = 2.5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Data retention		10			Years
	Flash programming write-cycles		20k			Cycles
t _(ROWPROG)	Row programming time	See (1)			2	ms
t _(MASSERASE)	Mass-erase time				200	ms
t _(PAGEERASE)	Page-erase time				20	ms
I _(DDPROG)	Flash-write supply current			5	10	mA
I _(DDERASE)	Flash-erase supply current			5	10	mA
RAM BACK	JP					
	RB data-retention input current	$V_{(RBI)} > V_{(RBI)MIN}$, $V_{REG25} < V_{IT-}$, $T_A = 85^{\circ}C$		1000	2500	A
I(RB)		$V_{(RBI)} > V_{(RBI)MIN}$, $V_{REG25} < V_{IT-}$, $T_A = 25$ °C		90	220	nA
V _(RB)	RB data-retention input voltage ⁽¹⁾		1.7			V

⁽¹⁾ Assured by design. Not production tested.

SMBus Timing Characteristics

 $T_A = -40$ °C to 85°C Typical Values at $T_A = 25$ °C and $V_{(REG25)} = 2.5$ V (Unless Otherwise Noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SMB}	SMBus operating frequency	Slave mode, SMBC 50% duty cycle	10		100	kHz
f _{MAS}	SMBus master clock frequency	Master mode, No clock low slave extend		51.2		kHz
t _(BUF)	Bus free time between start and stop (see Figure 1)		4.7			μs
t _(HD:STA)	Hold time after (repeated) start (see Figure 1)		4.0			μs
t _(SU:STA)	Repeated start setup time (see Figure 1)		4.7			μs
t _(SU:STO)	Stop setup time (see Figure 1)		4.0			μs
t _(HD:DAT)	Data hald Care (and Firms 4)	Receive mode	0			ns
	Data hold time (see Figure 1)	Transmit mode	300			
t _(SU:DAT)	Data setup time (see Figure 1)		250			ns

⁽¹³⁾ The frequency drift is included and measured from the trimmed frequency at V_{REG25} = 2.5V, T_A = 25°C

⁽¹⁴⁾ The startup time is defined as the time it takes for the oscillator output frequency to be $\pm 3\%$

⁽¹⁵⁾ The frequency error is measured from 32.768 kHz.


SLUSA22 - DECEMBER 2009 www.ti.com

SMBus Timing Characteristics (continued)

 $T_A = -40$ °C to 85°C Typical Values at $T_A = 25$ °C and $V_{(REG25)} = 2.5$ V (Unless Otherwise Noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _(TIMEOUT)	Error signal/detect (see Figure 1)	See (1)	25		35	μs
t _(LOW)	Clock low period (see Figure 1)		4.7			μs
t _(HIGH)	Clock high period (see Figure 1)	See (2)	4.0		50	μs
t _(LOW:SEXT)	Cumulative clock low slave extend time	See (3)			25	μs
t _(LOW:MEXT)	Cumulative clock low master extend time (see Figure 1)	See (4)			10	μs
t _f	Clock/data fall time	See (5)			300	ns
t _r	Clock/data rise time	See ⁽⁶⁾			1000	ns

- (1) The bq20z75-V180 times out when any clock low exceeds t_(TIMEOUT).
 (2) t_(HIGH), Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction involving bq20z75-V180 that is in progress. This specification is valid when the NC_SMB control bit remains in the default cleared state (CLK[0]=0).
- t(LOW:SEXT) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.
- t_(LOW:MEXT) is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop. (4)
- Rise time $t_r = VILMAX 0.15$) to (VIHMIN + 0.15)
- Fall time $t_f = 0.9V_{DD}$ to (VILMAX 0.15)



(1) SCLK_{ACK} is the acknowledge-related clock pulse generated by the master.

Figure 1. SMBus Timing Diagram

INSTRUMENTS

Product Folder Link(s): bq20z75-V180

FEATURE SET

Primary (1st Level) Safety Features

The bq20z75-V180 supports a wide range of battery and system protection features that can easily be configured. The primary safety features include:

- Cell over/under voltage protection
- · Charge and Discharge over current
- Short Circuit
- Charge and Discharge Over temperature
- AFE Watchdog

Secondary (2nd Level) Safety Features

The secondary safety features of the bq20z75-V180 can be used to indicate more serious faults via the SAFE (pin 7). This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging. The secondary safety protection features include:

- Safety overvoltage
- · Safety overcurrent in Charge and Discharge
- · Safety overtemperature in Charge and Discharge
- Charge FET and 0 Volt Charge FET fault
- Discharge FET fault
- · AFE communication fault

Charge Control Features

The bq20z75-V180 charge control features include:

- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts.
- Determines the chemical state of charge of each battery cell using Impedance Track™ and can reduce the
 charge difference of the battery cells in fully charged state of the battery pack gradually using cell balancing
 algorithm during charging. This prevents fully charged cells from overcharging and causing excessive
 degradation and also increases the usable pack energy by preventing premature charge termination
- Supports pre-charging/zero-volt charging
- Support fast charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicate charge status via charge and discharge alarms.

Gas Gauging

The bq20z75-V180 uses the Impedance Track™ Technology to measure and calculate the available charge in battery cells. The achievable accuracy is better than 1% error over the lifetime of the battery and there is no full charge discharge learning cycle required.

See Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm application note (SLUA364) for further details.

Authentication

The bg20z75-V180 supports authentication by the host using SHA-1.

SLUSA22-DECEMBER 2009 www.ti.com



Power Modes

The bq20z75-V180 supports 3 different power modes to reduce power consumption:

- In Normal Mode, the bq20z75-V180 performs measurements, calculations, protection decisions and data updates in 1 second intervals. Between these intervals, the bg20z75-V180 is in a reduced power stage.
- In Sleep Mode, the bg20z75-V180 performs measurements, calculations, protection decisions and data update in adjustable time intervals. Between these intervals, the bg20z75-V180 is in a reduced power stage. The bg20z75-V180 has a wake function that enables exit from Sleep mode, when current flow or failure is detected.
- In Shutdown Mode the bq20z75-V180 is completely disabled.

CONFIGURATION

Oscillator Function

The bq20z75-V180 fully integrates the system oscillators. Therefore the bq20z75-V180 requires no external components for this feature.

System Present Operation

The bq20z75-V180 checks the \overline{PRES} pin periodically (1 s). Connect the \overline{PRES} pin to TOUT with a 100k Ω resistor. If PRES input is pulled to ground by external system host, the bg20z75-V180 detects this as system present.

BATTERY PARAMETER MEASUREMENTS

The bg20z75-V180 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage, and temperature measurement.

Charge and Discharge Counting

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SRP and SRN pins. The integrating ADC measures bipolar signals from -0.25 V to 0.25 V. The bq20z75-V180 detects charge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is positive and discharge activity when $V_{SR} = V_{(SRP)} - V_{(SRN)}$ is negative. The bq20z75-V180 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.65 nVh.

Voltage

The bq20z75-V180 updates the individual series cell voltages at one second intervals. The internal ADC of the bq20z75-V180 measures the voltage, scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for the Impedance Track[™] gas-gauging.

Current

The bq20z75-V180 uses the GSRP and GSRN inputs to measure and calculate the battery charge and discharge current using a 5 m Ω to 20 m Ω typ. sense resistor.

Auto Calibration

The bq20z75-V180 provides an auto-calibration feature to cancel the voltage offset error across GSRN and GSRP for maximum charge measurement accuracy. The bg20z75-V180 performs auto-calibration when the SMBus lines stay low continuously for a minimum of 5 s.

Submit Documentation Feedback

Temperature

The bq20z75-V180 has an internal temperature sensor and 2 external temperature sensor inputs TS1 and TS2 used in conjunction with two identical NTC thermistors (default are Semitec 103AT) to sense the battery environmental temperature. The bq20z75-V180 can be configured to use internal or external temperature sensors.

COMMUNICATIONS

The bq20z75-V180 uses SMBus v1.1 with Master Mode and package error checking (PEC) options per the SBS specification.

SMBus On and Off State

The bq20z75-V180 detects an SMBus off state when SMBC and SMBD are logic-low for ≥ 2 seconds. Clearing this state requires either SMBC or SMBD to transition high. Within 1 ms, the communication bus is available.



SBS and Dataflash Values

Table 2. SBS COMMANDS


SBS Cmd	Mode	Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x00	R/W	ManufacturerAccess	hex	2	0x0000	0xffff	_	
0x01	R/W	RemainingCapacityAlarm	unsigned int	2	0	65535	_	mAh or 10mWh
0x02	R/W	RemainingTimeAlarm	unsigned int	2	0	65535	_	min
0x03	R/W	BatteryMode	hex	2	0x0000	0xffff	_	
0x04	R/W	AtRate	signed int	2	-32768	32767	_	mA or 10mW
0x05	R	AtRateTimeToFull	unsigned int	2	0	65535	_	min
0x06	R	AtRateTimeToEmpty	unsigned int	2	0	65535	_	min
0x07	R	AtRateOK	unsigned int	2	0	65535	_	
0x08	R	Temperature	unsigned int	2	0	65535	_	0.1°K
0x09	R	Voltage	unsigned int	2	0	20000	_	mV
0x0a	R	Current	signed int	2	-32768	32767	_	mA
0x0b	R	AverageCurrent	signed int	2	-32768	32767	_	mA
0x0c	R	MaxError	unsigned int	1	0	100	_	%
0x0d	R	RelativeStateOfCharge	unsigned int	1	0	100	_	%
0x0e	R	AbsoluteStateOfCharge	unsigned int	1	0	100	_	%
0x0f	R/W	RemainingCapacity	unsigned int	2	0	65535	_	mAh or 10mWh
0x10	R	FullChargeCapacity	unsigned int	2	0	65535	_	mAh or 10mWh
0x11	R	RunTimeToEmpty	unsigned int	2	0	65535	_	min
0x12	R	AverageTimeToEmpty	unsigned int	2	0	65535	_	min
0x13	R	AverageTimeToFull	unsigned int	2	0	65535	_	min
0x14	R	ChargingCurrent	unsigned int	2	0	65535	_	mA
0x15	R	ChargingVoltage	unsigned int	2	0	65535	_	mV
0x16	R	BatteryStatus	unsigned int	2	0x0000	0xffff	_	
0x17	R/W	CycleCount	unsigned int	2	0	65535	_	
0x18	R/W	DesignCapacity	unsigned int	2	0	65535	_	mAh or 10mWh
0x19	R/W	DesignVoltage	unsigned int	2	7000	16000	14400	mV
0x1a	R/W	SpecificationInfo	unsigned int	2	0x0000	0xffff	0x0031	
0x1b	R/W	ManufactureDate	unsigned int	2	0	65535	0	
0x1c	R/W	SerialNumber	hex	2	0x0000	0xffff	-	
0x20	R/W	ManufacturerName	String	11+1	_	_	Texas Instruments	ASCII
0x21	R/W	DeviceName	String	7+1	_	_	bq20z75- V180	ASCII
0x22	R/W	DeviceChemistry	String	4+1	_	_	LION	ASCII
0x23	R	ManufacturerData	String	14+1	_	_	_	ASCII
0x2f	R/W	Authenticate	String	20+1	_	_	_	ASCII
0x3c	R	CellVoltage4	unsigned int	2	0	65535	_	mV
0x3d	R	CellVoltage3	unsigned int	2	0	65535	_	mV
0x3e	R	CellVoltage2	unsigned int	2	0	65535	_	mV
0x3f	R	CellVoltage1	unsigned int	2	0	65535	_	mV

Table 3. EXTENDED SBS COMMANDS

SBS Cmd	Mode	Name	Format	Size in Bytes	Min Value	Max Value	Default Value	Unit
0x45	R	AFEData	String	11+1	_	_	_	ASCII
0x46	R/W	FETControl	hex	1	0x00	0xff	_	
0x4f	R	StateOfHealth	unsigned int	1	0	100	_	%
0x51	R	SafetyStatus	hex	2	0x0000	0xffff	_	
0x53	R	PFStatus	hex	2	0x0000	Oxffff	_	
0x54	R	OperationStatus	hex	2	0x0000	Oxffff	_	
0x55	R	ChargingStatus	hex	2	0x0000	Oxffff	_	
0x57	R	ResetData	hex	2	0x0000	Oxffff	_	
0x5a	R	PackVoltage	unsigned int	2	0	65535	_	mV
0x5d	R	AverageVoltage	unsigned int	2	0	65535	_	mV
0x60	R/W	UnSealKey	hex	4	0x00000000	0xfffffff	_	
0x61	R/W	FullAccessKey	hex	4	0x00000000	0xfffffff	_	
0x62	R/W	PFKey	hex	4	0x00000000	0xfffffff	_	
0x63	R/W	AuthenKey3	hex	4	0x00000000	0xfffffff	_	
0x64	R/W	AuthenKey2	hex	4	0x00000000	0xfffffff	_	
0x65	R/W	AuthenKey1	hex	4	0x00000000	0xfffffff	_	
0x66	R/W	AuthenKey0	hex	4	0x00000000	0xfffffff	_	
0x70	R/W	ManufacturerInfo	String	31+1	_	_	_	
0x71	R/W	SenseResistor	unsigned int	2	0	65535	_	μΩ
0x77	R/W	DataFlashSubClassID	hex	2	0x0000	0xffff	_	
0x78	R/W	DataFlashSubClassPage1	hex	32	_	_	_	
0x79	R/W	DataFlashSubClassPage2	hex	32	_	_	_	
0x7a	R/W	DataFlashSubClassPage3	hex	32	_	_	_	
0x7b	R/W	DataFlashSubClassPage4	hex	32	_	_	_	
0x7c	R/W	DataFlashSubClassPage5	hex	32	_	_	_	
0x7d	R/W	DataFlashSubClassPage6	hex	32	_	_	_	
0x7e	R/W	DataFlashSubClassPage7	hex	32	_	_	_	
0x7f	R/W	DataFlashSubClassPage8	hex	32	_	_	_	


TEXAS INSTRUMENTS

Application Schematics





www.ti.com





PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ20Z75DBT-V180	ACTIVE	TSSOP	DBT	38	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	20Z75	Samples
BQ20Z75DBTR-V180	ACTIVE	TSSOP	DBT	38	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	20Z75	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ20Z75DBTR-V180	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1


www.ti.com 12-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ20Z75DBTR-V180	TSSOP	DBT	38	2000	350.0	350.0	43.0

SMALL OUTLINE PACKAGE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated