

# **STP26N60M2, STW26N60M2**

# N-channel 600 V, 0.14 Ω typ., 20 A MDmesh™ M2 Power MOSFETs in TO-220 and TO-247 packages

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub> @ T <sub>Jmax</sub>	R <sub>DS(on)</sub> max.	Ι <sub>D</sub>	Ртот
STP26N60M2	CEO V	0.465.0	20.4	400 \\
STW26N60M2	650 V	0.165 Ω	20 A	169 W

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

### **Applications**

Switching applications

### Description

These devices are N-channel Power MOSFETs developed using MDmesh™ M2 technology. Thanks to their strip layout and improved vertical structure, these devices exhibit low on-resistance and optimized switching characteristics, rendering them suitable for the most demanding high efficiency converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STP26N60M2	OCNICOMO	TO-220	Tuba
STW26N60M2	26N60M2	TO-247	Tube

### Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	TO-220 type A package information	11
	4.2	TO-247 package information	13
5	Revisio	n history	15

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>G</sub> s	Gate-source voltage	±25	V
1_	Drain current (continuous) at T <sub>case</sub> = 25 °C	20	۸
ID	Drain current (continuous) at T <sub>case</sub> = 100 °C	13	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	80	Α
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	169	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	15	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/IIS
T <sub>stg</sub>	Storage temperature range	FF to 150	°C
Tj	Operating junction temperature range	-55 to 150	,

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Va	Unit		
Symbol	Farameter	TO-220	TO-247	Onit	
R <sub>thj-case</sub>	Thermal resistance junction-case	0.74		°C/W	
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5 50		C/VV	

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	3.8	Α
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	250	mJ

#### Notes:

<sup>&</sup>lt;sup>(1)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$   $I_{SD} \leq 20$  A, di/dt=400 A/ $\mu$ s;  $V_{DS(peak)} < V_{(BR)DSS},~V_{DD} = 80\%~V_{(BR)DSS}.$ 

 $<sup>^{(3)}</sup>$  V<sub>DS</sub>  $\leq 480$  V.

 $<sup>^{\</sup>left(1\right)}$  Pulse width limited by  $T_{jmax}.$ 

 $<sup>^{(2)}</sup>$  starting  $T_j$  = 25 °C,  $I_D$  =  $I_{AR},\,V_{DD}$  = 50 V.

### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
	Zoro goto voltago droin	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		0.14	0.165	Ω

#### Notes:

Table 6: Dynamic

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1360	ı	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	-	88	ı	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	2	ı	۲.
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 480 V, V <sub>GS</sub> = 0 V	1	124	ı	pF
R <sub>G</sub>	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	4	ı	Ω
$Q_g$	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 20 \text{ A},$	-	34	•	
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V (see Figure 17: "Test circuit for gate charge	-	5.6	ı	nC
$Q_{gd}$	Gate-drain charge	behavior")	-	16.3	1	

#### Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 10 \text{ A R}_G = 4.7 \Omega,$	ı	20.2	-	
t <sub>r</sub>	Rise time	V <sub>GS</sub> = 10 V (see Figure 16: "Test circuit for resistive load switching	-	8	-	20
t <sub>d(off)</sub>	Turn-off delay time	times" and Figure 21: "Switching	-	66	-	ns
t <sub>f</sub>	Fall time	time waveform")	1	10	-	



<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>$  C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		20	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		80	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 20 A	-		1.6	<b>V</b>
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 20 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	360		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 18: "Test circuit for inductive load	-	5		μC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	-	27		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 20 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	556		ns
Qrr	Reverse recovery charge	$V_{DD}$ = 60 V, $T_j$ = 150 °C (see Figure 18: "Test circuit for	-	8		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	29		А

#### Notes:

 $<sup>^{(1)}</sup>$  Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.

10<sup>0</sup>

10<sup>-1</sup>

10<sup>-1</sup>

10°

### 2.1 Electrical characteristics (curves)

Figure 2: Safe operating area for TO-220

ID GIPG210715MQ6WPSQA

(A) 10 µs
100 µs
1 ms

 $T_j$ = 150 °C  $T_c$ = 25 °C single pulse

10<sup>1</sup>

10<sup>2</sup>

 $\overline{\mathsf{V}_{\mathsf{DS}}}(\mathsf{V})$ 

Figure 3: Thermal impedance for TO-220 K  $\delta = 0.5$  0.2 0.1 0.05 0.02  $Z_{th} = k R_{thJ-c}$   $\delta = t_p/\tau$   $10^{-2}$   $10^{-5}$   $10^{-4}$   $10^{-3}$   $10^{-2}$   $10^{-1}$   $t_p(s)$ 


Figure 4: Safe operating area for TO-247


I<sub>D</sub>
GIPG210715MQ6WWSOA


10 μs
100 μs
1 ms
10 ms

T<sub>j</sub>= 150 °C
T<sub>c</sub>= 25 °C
single pulse

10-1
10-1
100
101
102
V<sub>DS</sub>(V)










477

Figure 8: Gate charge vs gate-source voltage GIPG210715MQ6WPQVG V<sub>DS</sub>  $V_{DD} = 480 \text{ V}, I_{D} = 20 \text{ A}$ 12 600  $V_{DS}$ 500 10 8 400 300 6 200 4 100 2 0  $\overline{Q}_g$  (nC) 10 20 25 30 35

Figure 9: Static drain-source on-resistance  $R_{DS(on)}$ GIPG210715MQ6WPRID 0.148  $V_{GS} = 10 \text{ V}$ 0.146 0.144 0.142 0.140 0.138 0.136 0.134 8 12 20  $\overline{\mathsf{I}}_{\mathsf{D}}(\mathsf{A})$ 











Figure 14: Output capacitance stored energy

Eoss GIPG210715MQ6WPEOS
(µJ)
10
8
6
4
2
0 100 200 300 400 500 600 V<sub>DS</sub> (V)



### 3 Test circuits

Figure 16: Test circuit for resistive load switching times

Figure 17: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.

12 V 47 KΩ VGD


14 VGD


15 VGD


16 CONST 100 Ω D.U.T.

17 VGD

18 V







# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

# 4.1 TO-220 type A package information

Figure 22: TO-220 type A package outline




Table 9: TO-220 type A mechanical data

		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
Е	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

# 4.2 TO-247 package information

Figure 23: TO-247 package outline




Table 10: TO-247 package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

# 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
03-Aug-2015	1	First release.
08-Mar-2017	2	Updated Table 2: "Absolute maximum ratings", Table 3: "Thermal data" and Figure 10: "Capacitance variations".  Minor text changes.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

