

# 具有 20mA 终止电流和 1A 升压运行的 BQ25618/619 I<sup>2</sup>C 控制型 1.5A 单节电池充电器

## 1 特性

- 单芯片解决方案，可以通过适配器或电池为可穿戴附件充电
- 高效 1.5MHz 同步开关模式降压充电器
  - 0.5A 时充电效率为 95.5%，1A 时充电效率为 94.5%
  - $\pm 0.5\%$  充电电压调节（10mV 阶跃）
  - 充电电压、电流和温度阈值的 I<sup>2</sup>C 可编程 JEITA 曲线
  - 高精度低终止电流 20mA $\pm$ 10mA
  - 2.5x2.0x1.0 mm<sup>3</sup> 的小电感器尺寸
- 输出范围为 4.6V 至 5.15V 的升压模式
  - 在 1A 输出下具有 94% 的升压效率
  - 集成控制功能，可实现充电模式与升压模式间的切换
  - PMID\_GOOD 引脚控制外部 PMOS FET，用于针对故障情况提供保护
- 单个输入，支持 USB 输入以及高电压适配器和无线电源
  - 支持 4V 至 13.5V 输入电压范围，绝对最大输入额定值为 22V
  - 通过 I<sup>2</sup>C（100mA 至 3.2A，100mA/阶跃）实现可编程输入电流限制 (IINDPM)
  - 通过高达 5.4V 输入电压限制进行最大功率跟踪
  - VINDPM 阈值自动跟踪电池电压
- 窄 VDC (NVDC) 电源路径管理
  - 无需电池或使用深度放电的电池即可使系统瞬时启动
- 灵活的 I<sup>2</sup>C 配置和自主充电，可实现最佳系统性能
- 高集成度包括所有 MOSFET、电流感应和环路补偿
- 低 Rdson 19.5m $\Omega$  BATFET，可最大程度地降低充电损耗和延长电池运行时间
  - 用于运输模式的 BATFET 控制、使用和不使用适配器的完全系统复位功能
- 运输模式下的 7 $\mu$ A 低电池泄漏电流
- 在系统待机时具有 9.5 $\mu$ A 的低电池泄漏电流
- 高精度电池充电曲线
  - $\pm 6\%$  充电电流调节，
  - $\pm 7.5\%$  输入电流调节，
  - 远程电池检测，可更快地进行充电

– 用于电池完全充电的可编程充电完成计时器

## 2 应用

- 消费类可穿戴设备、智能手表
- 个人护理和健身
- 耳麦/耳机
- 耳塞（真正无线或 TWS）充电盒
- 助听器充电盒

## 3 说明

BQ25618/619 将充电、升压转换器和电压保护功能集成在单个器件中。该器件为开关充电器提供了业界最低的终端电流，从而以最大电池容量为可穿戴设备充电。


BQ25618/619 一流的低静态电流在运输模式下将电池泄漏降低至 6 $\mu$ A，从而节约电池电量，将设备的货架期延长一倍。BQ25619 采用 4x4 QFN 封装，以便于布局。BQ25618 采用 2.0x2.4mm<sup>2</sup> WCSP 封装，以支持空间受限的设计。

器件信息(1)

器件型号	封装	封装尺寸（标称值）
BQ25618	DSBGA (30)	2.00mm x 2.40mm
BQ25619	WQFN (24)	4.00mm x 4.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化应用



## 目录

1	特性 .....	1	8.5	Register Maps .....	32
2	应用 .....	1	9	<b>Application and Implementation</b> .....	46
3	说明 .....	1	9.1	Application Information .....	46
4	修订历史记录 .....	2	9.2	Typical Application .....	46
5	说明（续） .....	3	9.3	Application Curves .....	48
6	<b>Pin Configuration and Functions</b> .....	4	10	<b>Power Supply Recommendations</b> .....	50
7	<b>Specifications</b> .....	7	11	<b>Layout</b> .....	50
7.1	Absolute Maximum Ratings .....	7	11.1	Layout Guidelines .....	50
7.2	ESD Ratings .....	7	11.2	Layout Example .....	50
7.3	Recommended Operating Conditions .....	7	12	<b>器件和文档支持</b> .....	52
7.4	Thermal Information .....	8	12.1	器件支持 .....	52
7.5	Thermal Information .....	8	12.2	文档支持 .....	52
7.6	Electrical Characteristics .....	8	12.3	相关链接 .....	52
7.7	Timing Requirements .....	12	12.4	接收文档更新通知 .....	52
7.8	Typical Characteristics .....	13	12.5	支持资源 .....	52
8	<b>Detailed Description</b> .....	16	12.6	商标 .....	52
8.1	Overview .....	16	12.7	静电放电警告 .....	52
8.2	Functional Block Diagram .....	16	12.8	Glossary .....	52
8.3	Feature Description .....	17	13	<b>机械、封装和可订购信息</b> .....	53
8.4	Device Functional Modes .....	30			

## 4 修订历史记录

Changes from Revision A (July 2019) to Revision B	Page
• 已添加 BQ25618 .....	1
Changes from Original (June 2019) to Revision A	Page
• 已更改 将“预告信息”更改成了“生产数据” .....	1

## 5 说明（续）

The BQ25619/618 是高度集成的 1.5A 开关模式电池充电管理和系统电源路径管理器件，适用于锂离子电池和锂聚合物电池。该器件为包括可穿戴设备和耳机充电盒在内的各种应用提供快速充电功能并提供高输入电压支持。其低阻抗电源路径对开关模式运行效率进行了优化，缩短了电池充电时间并延长了放电阶段的电池运行时间。其输入电压和电流调节、低终止电流和电池远程检测可以为电池提供最大的充电功率。该解决方案在系统和电池之间高度集成输入反向阻断 FET（RBFET，Q1）、高侧开关 FET（HSFET，Q2）、低侧开关 FET（LSFET，Q3）以及电池 FET（BATFET，Q4）。它还集成了自举二极管以进行高侧栅极驱动，从而简化系统设计。具有充电和系统设置的 I<sup>2</sup>C 串行接口使得此器件成为一个真正的灵活解决方案。

该器件支持多种输入源，包括标准 USB 主机端口、USB 充电端口、兼容 USB 的高电压适配器和无线电源。该器件符合 USB 2.0 和 USB 3.0 电源规格，具有输入电流和电压调节功能。该器件从系统检测电路（如 USB PHY 器件）中获取结果。

该器件通过单个电感器将降压充电器和升压稳压器集成在一个解决方案中。升压模式在 PMID 引脚上提供 5V（可调 4.6V/4.75V/5V/5.15V）电压。升压模式用于节省 BOM，可通过控制 PMID\_GOOD 来为另一个电池充电。PMID\_GOOD 引脚用于驱动外部 PMOS FET，以从连接的附件上断开升压输出 PMID。

在应用适配器时，电源路径管理将系统电压调节至稍高于电池电压的水平，但不会降至最小系统电压 3.5V（可编程）以下。借助于这个特性，即使在电池电量完全耗尽或者电池被拆除时，系统也能保持运行。当达到输入电流限值或电压限值时，电源路径管理会自动减小充电电流。随着系统负载持续增加，电池开始放电，直到满足系统电源需求。该补充模式可防止输入源过载。


此器件在无需软件控制情况下启动并完成一个充电周期。它感应电池电压并通过三个阶段为电池充电：预充电、恒定电流和恒定电压。在充电周期的末尾，当充电电流低于预设限值并且电池电压高于再充电阈值时，充电器自动终止。如果已完全充电的电池降至再充电阈值以下，则充电器自动启动另一个充电周期。

此充电器提供针对电池充电和系统运行情况的多种安全特性，其中包括电池负温度系数热敏电阻监视、充电安全计时器以及过压和过流保护。当结温超过 110°C 时，热调节会减小充电电流。状态寄存器报告充电状态和任何故障状况。通过 I<sup>2</sup>C，VBUS\_GD 位指示电源是否正常，在发生故障时 INT 输出会立即通知主机。


该器件还提供用于 BATFET 使能和复位控制的 QON 引脚，以退出低功耗运输模式或完全系统复位功能。

BQ2619 器件采用 24 引脚 4mm × 4mm × 0.75mm 薄型 WQFN 封装，BQ25618 采用 30 焊球 2.0mm × 2.4mm WCSP 封装。

## 6 Pin Configuration and Functions



**BQ25619 RTW Package  
24-Pin WQFN  
Top View**



**Pin Functions**

PIN			TYPE <sup>(1)</sup>	DESCRIPTION
NAME	BQ25618 NO.	BQ25619 NO.		
BAT	C1, D1, E1, F1	13	P	Battery connection point to the positive terminal of the battery pack. The internal current sensing resistor is connected between SYS and BAT. Connect a 10 $\mu$ F closely to the BAT pin.
		14		
BATSNS	F3	10	AIO	Battery voltage sensing pin for charge voltage regulation. In order to minimize the parasitic trace resistance during charging, BATSNS pin is connected to the positive terminal of battery pack as close as possible. If BATSNS pin is open or short to ground, BATSNS_STAT bit is set to 1 and charger regulates the battery voltage through BAT pin.
BTST	C3	21	P	PWM high side driver positive supply. Internally, the BTST is connected to the cathode of the boost-strap diode. Connect the 0.047- $\mu$ F bootstrap capacitor from SW to BTST.
$\overline{\text{CE}}$	E3	9	DI	Charge enable pin. When this pin is driven LOW, battery charging is enabled.
GND	A1, B1	17	P	Ground
		18		
$\overline{\text{INT}}$	F4	7	DO	Open-drain interrupt output. Connect the $\overline{\text{INT}}$ to a logic rail through a 10-k $\Omega$ resistor. The $\overline{\text{INT}}$ pin sends an active low, 256- $\mu$ s pulse to the host to report charger device status and fault.
NC	B5	8		Not connected
PMID	A3, B3	23	DO	Boost mode output. Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of HSFET. Consider the total input capacitance, put 1 $\mu$ F on VBUS to GND, and the rest capacitance on PMID to GND (typical 2x4.7 $\mu$ F plus 1 nF).
PMID_GOOD	D5	3	DO	Open drain active high PMID good indicator. Connect to the pull up rail REGN through 10 k $\Omega$ resistor. HIGH indicates PMID voltage is below 5.2V and the current through Q1 is below 110% of input current limit. This signal can be used to drive external PMOS FET to disconnect the PMID under charging load when boost mode output voltage is too high or output current is too high.
PSEL	C5	2	DI	Power source selection input. HIGH indicates 500 mA input current limit. LOW indicates 2.4A input current limit. Once the device gets into host mode, the host can program a different input current limit to the IINDPM register.

(1) AI = Analog input, AO = Analog Output, AIO = Analog input Output, DI = Digital input, DO = Digital Output, DIO = Digital input Output, P = Power

**Pin Functions (continued)**

PIN			TYPE <sup>(1)</sup>	DESCRIPTION
NAME	BQ25618 NO.	BQ25619 NO.		
$\overline{\text{QON}}$	D4	12	DI	BATFET enable/reset control input. When the BATFET is in ship mode, a logic LOW of $t_{\text{SHIPMODE}}$ duration turns on BATFET to exit ship mode. When the BATFET is not in ship mode, a logic LOW of $t_{\text{QON\_RST}}$ (minimum 8 s) duration resets SYS (system power) by turning BATFET off for $t_{\text{BATFET\_RST}}$ (minimum 250 ms) and then re-enables BATFET to provide full system power reset. The host chooses the BATFET reset function with VBUS unplug or not through I <sup>2</sup> C bit BATFET_RST_WVBUS. The pin is pulled up to VBAT through 200 k $\Omega$ to maintain default HIGH logic during ship mode. It has an internal clamp to 6.5 V.
REGN	C4	22	P	PWM low side driver positive supply output. Internally, REGN is connected to the anode of the boost-strap diode. Connect a 4.7- $\mu$ F (10-V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC.
SCL	F5	5	DI	I <sup>2</sup> C interface clock. Connect SCL to the logic rail through a 10-k $\Omega$ resistor.
SDA	E4	6	DIO	I <sup>2</sup> C interface data. Connect SDA to the logic rail through a 10-k $\Omega$ resistor.
STAT	E5	4	DO	Open-drain interrupt output. Connect the STAT pin to a logic rail via 10-k $\Omega$ resistor. The STAT pin indicates charger status. Charge in progress: LOW Charge complete or charger in SLEEP mode: HIGH Charge suspend (fault response): Blink at 1 Hz
SW	A2, B2	19	P	Switching node connecting to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047- $\mu$ F bootstrap capacitor from SW to BTST.
		20		
SYS	C2, D2, E2, F2	15	P	Converter output connection point. The internal current sensing resistor is connected between SYS and BAT. Connect a 10 $\mu$ F (min) closely to the SYS pin.
		16		
TS	D3	11	AI	Battery temperature qualification voltage input. Connect a negative temperature coefficient thermistor (NTC). Program temperature window with a resistor divider from REGN to TS to GND. Charge and boost mode suspend when TS pin voltage is out of range. When TS pin is not used, connect a 10-k $\Omega$ resistor from REGN to TS and a 10-k $\Omega$ resistor from TS to GND or set TS_IGNORE to HIGH to ignore TS pin. It is recommended to use a 103AT-2 thermistor.
VAC	A5	1	AI	Input voltage sensing. This pin must be tied to VBUS.
VBUS	A4, B4	24	P	Charger input voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 1- $\mu$ F ceramic capacitor from VBUS to GND and place it as close as possible to IC.
Thermal Pad	—	—	P	Ground reference for the device that is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad should be tied externally to a ground plane.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	VAC (converter not switching)	–2	22	V
Voltage	VBUS (converter not switching)	–2	22	V
Voltage	PMID (converter not switching)	–0.3	22	V
Voltage	SW	–0.3	16	V
Voltage	BAT, SYS (converter not switching)	–0.3	17	V
Voltage	BTST	–0.3	22	V
Voltage	BATSNS (converter not switching)	–0.3	7	V
Voltage	PSEL, STAT, SCL, SDA, $\overline{\text{INT}}$ , PMID_GOOD, $\overline{\text{CE}}$ , TS, $\overline{\text{QON}}$	–0.3	7	V
Output Sink Current	SDA, STAT, $\overline{\text{INT}}$ , PMID_GOOD		6	mA
T <sub>J</sub>	Junction temperature	–40	150	°C
T <sub>stg</sub>	Storage temperature	–55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>VBUS</sub>	Input voltage	4		13.5	V
V <sub>BAT</sub>	Battery voltage			4.52	V
I <sub>VBUS</sub>	Input current			3.2	A
I <sub>SW</sub>	Output current (SW)			1.8	A
I <sub>BAT</sub>	Fast charging current			1.5	A
I <sub>BAT</sub>	RMS discharge current			5	A
T <sub>A</sub>	Ambient temperature	–40		85	°C
L	Inductance		1	2.2	μH
C <sub>VBUS</sub>	VBUS capacitance		1		μF
C <sub>PMID</sub>	PMID capacitance		10		μF
C <sub>SYS</sub>	SYS capacitance		10		μF
C <sub>BAT</sub>	BAT capacitance		10		μF
C <sub>REGN</sub>	REGN capacitance		4.7		μF
C <sub>BTST</sub>	BTST capacitance		47		nF

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		BQ25618	UNIT
		YFF (DSBGA)	
		30 Balls	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (JEDEC <sup>(1)</sup> )	58.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	8.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>		BQ25619	UNIT
		RTW (WQFN)	
		24 Pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (JEDEC <sup>(1)</sup> )	35.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	22.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	12	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.6	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.6 Electrical Characteristics

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>QUIESCENT CURRENTS</b>						
$I_{Q\_BAT}$	Quiescent battery current (BATSNS, BAT, SYS, SW)	VBAT = 4.5V, VBUS floating or VBUS = 0V - 5V, SCL, SDA = 0V or 1.8V, $T_J < 85^{\circ}\text{C}$ , BATFET enabled		9.5	15	μA
$I_{SHIP\_BAT}$	Shipmode battery current (BATSNS, BAT, SYS, SW)	VBAT = 4.5V, VBUS floating or VBUS = 0V - 5V, SCL, SDA = 0V or 1.8V, $T_J < 85^{\circ}\text{C}$ , BATFET disabled		7	9.5	μA
$I_{VBUS}$	Input current (VBUS) in buck mode when converter is switching	VBUS=5V, charge disabled, converter switching, ISYS = 0A		2.3		mA
$I_{HIZ\_VBUS}$	Quiescent input current in HIZ	VAC/VBUS = 5V, HIZ mode, no battery		37	50	μA
		VAC/VBUS = 12V, HIZ mode, no battery		68	90	μA
$I_{BST}$	Quiescent battery current (BATSNS, BAT, SYS, SW) in boost mode when converter is switching	VBAT = 4.5V, VBUS = 5V, boost mode enabled, converter switching, $I_{PMID} = 0\text{A}$		2.4		mA
<b>VBUS / VBAT SUPPLY</b>						
$V_{VBUS\_OP}$	VBUS operating range		4		13.5	V
$V_{VBUS\_UVLOZ}$	VBUS rising for active I2C, no battery	VBUS rising		3.3	3.7	V
$V_{VBUS\_UVLO}$	VBUS falling to turnoff I2C, no battery	VBUS falling		3	3.3	V
$V_{VBUS\_PRESENT}$	VBUS to enable REGN	VBUS rising		3.65	3.9	V
$V_{VBUS\_PRESENTZ}$	VBUS to disable REGN	VBUS falling		3.15	3.4	V
$V_{SLEEP}$	Enter Sleep mode threshold	VBUS falling, VBUS - VBAT, VBAT = 4V	15	60	110	mV



## Electrical Characteristics (continued)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{SLEEPZ}$	Exit Sleep mode threshold	VBUS rising, VBUS - VBAT, VBAT = 4V	115	220	340	mV
$V_{ACOV}$	VAC overvoltage rising threshold to turn of switching	VAC rising, OVP[1:0]=00	5.45	5.85	6.07	V
		VAC rising, OVP[1:0]=01	6.1	6.4	6.75	V
		VAC rising, OVP[1:0]=10	10.45	11	11.55	V
		VAC rising, OVP[1:0]=11 (default)	13.5	14.2	14.85	V
	VAC overvoltage falling threshold to resume switching	VAC falling, OVP[1:0]=00	5.2	5.6	5.8	V
		VAC falling, OVP[1:0]=01	5.8	6.2	6.45	V
		VAC falling, OVP[1:0]=10	10	10.7	11.1	V
		VAC falling, OVP[1:0]=11 (default)	13	13.9	14.5	V
$V_{BAT\_UVLOZ}$	BAT voltage for active I2C, no VBUS	VBAT rising	2.5			V
$V_{BAT\_DPLZ}$	BAT depletion rising threshold to turn on BATFET	VBAT rising	2.35		2.8	V
$V_{BAT\_DPL}$	BAT depletion falling threshold to turn off BATFET	VBAT falling	2.18		2.62	V
$V_{POORSRC}$	Bad adapter detection threshold	VBUS falling	3.75	3.9	4.0	V
<b>POWER-PATH MANAGEMENT</b>						
$V_{SYS\_MIN}$	Typical minimum system regulation voltage	VBAT=3.2V < SYS_MIN = 3.5V, ISYS = 0A	3.5	3.65		V
$V_{SYS\_OVP}$	System overvoltage threshold	VREG = 4.35V, Charge disabled, ISYS = 0A		4.7		V
$R_{ON\_RBFET}$	Blocking FET on-resistance (BQ25618)			35		mΩ
$R_{ON\_RBFET}$	Blocking FET on-resistance (BQ25619)			45		mΩ
$R_{ON\_HSFET}$	High-side switching FET on-resistance (BQ25618)			55		mΩ
$R_{ON\_HSFET}$	High-side switching FET on-resistance (BQ25619)			62		mΩ
$R_{ON\_LSFET}$	Low-side switching FET on-resistance (BQ25618)			60		mΩ
$R_{ON\_LSFET}$	Low-side switching FET on-resistance (BQ25619)			71		mΩ
$V_{BATFET\_FWD}$	BATFET forward voltage in supplement mode	BAT discharge current 10mA, converter running		30		mV
<b>BATTERY CHARGER</b>						
$V_{REG\_RANGE}$	Typical charge voltage regulation range		3.5		4.52	V
$V_{REG\_STEP}$	Typical charge voltage step	4.3V < VREG < 4.52V		10		mV
$V_{REG\_ACC}$	Charge voltage accuracy	VREG = 4.2V, $T_J = -40^{\circ}\text{C} - 85^{\circ}\text{C}$	4.179	4.2	4.221	V
$V_{REG\_ACC}$	Charge voltage accuracy	VREG = 4.35V, $T_J = -40^{\circ}\text{C} - 85^{\circ}\text{C}$	4.329	4.35	4.371	V
$V_{REG\_ACC}$	Charge voltage accuracy	VREG = 4.45V, $T_J = -40^{\circ}\text{C} - 85^{\circ}\text{C}$	4.428	4.45	4.472	V
$I_{CHG\_RANGE}$	Typical charge current regulation range		0		1.5	A
$I_{CHG\_STEP}$	Typical charge current regulation step			20		mA
$I_{CHG\_ACC}$	Fast charge current regulation accuracy	ICHG = 0.24A, VBAT = 3.1V or 3.8V, $T_J = -40^{\circ}\text{C} - 85^{\circ}\text{C}$	0.216	0.24	0.264	A
		ICHG = 0.72A, VBAT = 3.1V or 3.8V, $T_J = -40^{\circ}\text{C} - 85^{\circ}\text{C}$	0.6768	0.72	0.7632	A
		ICHG = 1.50A, VBAT = 3.1V or 3.8V, $T_J = -40^{\circ}\text{C} - 85^{\circ}\text{C}$	1.41	1.5	1.59	A
$I_{PRECHG\_RANGE}$	Typical pre-charge current range		20		260	mA
$I_{PRECHG\_STEP}$	Typical pre-charge current step			20		mA

## Electrical Characteristics (continued)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>PRECHG_ACC</sub>	Precharge current accuracy	VBAT = 2.6V, IPRECHG = 40mA	28	40	52	mA
		VBAT = 2.6V, IPRECHG = 120mA	84	120	156	mA
I <sub>TERM_RANGE</sub>	Typical termination current range		20		260	mA
I <sub>TERM_STEP</sub>	Typical termination current step			20		mA
I <sub>TERM_ACC</sub>	Termination current accuracy	ITERM=40mA, ICHG>260mA, VREG=4.35V, T <sub>J</sub> = 0°C - 85°C	30	40	50	mA
		ITERM=20mA, ICHG<260mA, VREG=4.35V, T <sub>J</sub> = 0°C - 85°C	10	20	30	mA
V <sub>BAT_SHORTZ</sub>	Battery short voltage rising threshold to start pre-charge	VBAT rising	2.13	2.25	2.35	V
V <sub>BAT_SHORT</sub>	Battery short voltage falling threshold to stop pre-charge	VBAT falling	1.85	2	2.15	V
I <sub>BAT_SHORT</sub>	Battery short trickle charging current	VBAT < V <sub>BAT_SHORTZ</sub>	15	25	30	mA
V <sub>BATLOWV</sub>	Battery LOWV rising threshold to start fast-charge	VBAT rising	3	3.12	3.24	V
	Battery LOWV falling threshold to stop fast-charge	VBAT falling	2.7	2.8	2.9	V
V <sub>RECHG</sub>	Battery recharge threshold	VRECHG=0, VBAT falling (default)	90	120	150	mV
		VRECHG=1, VBAT falling	185	210	245	mV
I <sub>SYS_LOAD</sub>	System discharge load current during SYSOVP			30		mA
R <sub>ON_BATFET</sub>	Battery FET on-resistance	T <sub>J</sub> = -40°C - 85°C		19.5	26	mΩ
		T <sub>J</sub> = -40°C - 125°C		19.5	30	mΩ
BATTERY OVER-VOLTAGE PROTECTION						
V <sub>BAT_OVP</sub>	Battery overvoltage rising threshold	VBAT rising, as percentage of VREG	103	104	105	%
	Battery overvoltage falling threshold	VBAT falling, as percentage of VREG	101	102	103	%
INPUT VOLTAGE / CURRENT REGULATION						
V <sub>INDPM_RANGE</sub>	Typical input voltage regulation range		3.9		5.4	V
V <sub>INDPM_STEP</sub>	Typical input voltage regulation step			100		mV
V <sub>INDPM_ACC</sub>	Typical input voltage regulation accuracy		4.365	4.5	4.635	V
V <sub>INDPM_TRACK</sub>	VINDPM threshold to track battery voltage	VBAT = 4.35V, VDPM_BAT_TRACK = VBAT+200mV	4.45	4.55	4.74	V
I <sub>INDPM_RANGE</sub>	Typical input current regulation range		0.1		3.2	A
I <sub>INDPM_STEP</sub>	Typical input current regulation step			100		mA
I <sub>INDPM_ACC</sub>	Input current regulation accuracy	IINDPM = 500mA (T <sub>J</sub> =-40°C - 85°C)	450	465	500	mA
I <sub>INDPM_ACC</sub>	Input current regulation accuracy	IINDPM = 900mA (T <sub>J</sub> =-40°C-85°C)	750	835	900	mA
I <sub>INDPM_ACC</sub>	Input current regulation accuracy	IINDPM = 1500mA (T <sub>J</sub> =-40°C-85°C)	1300	1390	1500	mA
THERMAL REGULATION AND THERMAL SHUTDOWN						
T <sub>REG</sub>	Junction temperature regulation accuracy	TREG = 90°C		90		°C
		TREG = 110°C		110		°C
T <sub>SHUT</sub>	Thermal Shutdown Rising threshold	Temperature Increasing		150		°C
	Thermal Shutdown Falling threshold	Temperature Decreasing		130		°C
JEITA THERMISTOR COMPARATOR (CHARGE MODE)						
V <sub>T1_RISE%</sub>	TS pin voltage rising threshold, Charge suspended above this voltage.	As Percentage to REGN (0°C w/ 103AT)	72.4	73.3	74.2	%

## Electrical Characteristics (continued)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{T1\_FALL\%}$	TS pin voltage falling threshold. Charge re-enabled to 20% of ICHG and VREG below this voltage.	As Percentage to REGN	71.5	72	72.5	%
$V_{T2\_RISE\%}$	TS pin voltage rising threshold, Charge back to 20% of ICHG and VREG above this voltage.	As Percentage to REGN, JEITA_T2=5°C w/ 103AT	70.25	70.75	71.25	%
		As Percentage to REGN, JEITA_T2=10°C w/ 103AT	67.75	68.25	68.75	%
		As Percentage to REGN, JEITA_T2=15°C w/ 103AT	64.75	65.25	65.75	%
		As Percentage to REGN, JEITA_T2=20°C w/ 103AT	61.75	62.25	62.75	%
$V_{T2\_FALL\%}$	TS pin voltage falling threshold. Charge back to ICHG and VREG below this voltage.	As Percentage to REGN, JEITA_T2=5°C w/ 103AT	68.7	69.2	69.7	%
		As Percentage to REGN, JEITA_T2=10°C w/ 103AT	66.45	66.95	67.45	%
		As Percentage to REGN, JEITA_T2=15°C w/ 103AT	63.7	64.2	64.7	%
		As Percentage to REGN, JEITA_T2=20°C w/ 103AT	60.7	61.2	61.7	%
$V_{T3\_FALL\%}$	TS pin voltage falling threshold. Charge to ICHG and 4.1V below this voltage.	As Percentage to REGN, JEITA_T3=40°C w/ 103AT	47.75	48.25	48.75	%
		As Percentage to REGN, JEITA_T3=45°C w/ 103AT	44.25	44.75	45.25	%
		As Percentage to REGN, JEITA_T3=50°C w/ 103AT	40.2	40.7	41.2	%
		As Percentage to REGN, JEITA_T3=55°C w/ 103AT	37.2	37.7	38.2	%
$V_{T3\_RISE\%}$	TS pin voltage rising threshold. Charge back to ICHG and VREG above this voltage.	As Percentage to REGN, JEITA_T3=40°C w/ 103AT	48.8	49.3	49.8	%
		As Percentage to REGN, JEITA_T3=45°C w/ 103AT	45.3	45.8	46.3	%
		As Percentage to REGN, JEITA_T3=50°C w/ 103AT	41.3	41.8	42.3	%
		As Percentage to REGN, JEITA_T3=55°C w/ 103AT	38.5	39	39.5	%
$V_{T5\_FALL\%}$	TS pin voltage falling threshold, charge suspended below this voltage.	As Percentage to REGN (60°C w/ 103AT)	33.7	34.2	35.1	%
$V_{T5\_RISE\%}$	TS pin voltage rising threshold. Charge back to ICHG and 4.1V above this voltage.	As Percentage to REGN	35	35.5	36	%
<b>COLD / HOT THERMISTOR COMPARATOR (BOOST MODE)</b>						
$V_{BCOLD\_RISE\%}$	TS pin voltage rising threshold, boost mode is suspended above this voltage.	As Percentage to REGN (–19.5°C w/ 103AT)	79.5	80	80.5	%
$V_{BCOLD\_FALL\%}$	TS pin voltage falling threshold	As Percentage to REGN (0°C w/ 103AT)		72		%
$V_{BHOT\_FALL\%}$	TS pin voltage threshold. boost mode is suspended below this voltage.	As Percentage to REGN, (64°C w/ 103AT)	30.2	31.2	32.2	%
$V_{BHOT\_RISE\%}$	TS pin voltage rising threshold	As Percentage to REGN, (55°C w/ 103AT), REGOC[1:0]=11		39		%
<b>SWITCHING CONVERTER</b>						
$F_{SW}$	PWM switching frequency	Oscillator frequency	1.32	1.5	1.68	MHz
$D_{MAX}$	Maximum PWM Duty Cycle			97		%

## Electrical Characteristics (continued)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OV}$  and  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>BOOST MODE CONVERTER</b>						
$V_{BST\_BAT}$	Battery voltage exiting boost mode	BAT falling	2.4	2.5	2.6	V
$V_{BST\_RANGE}$	Typical boost mode voltage regulation range		4.6		5.15	V
$V_{BST\_ACC}$	Boost mode voltage regulation accuracy	$IVBUS = 0A$ , $BOOST\_V = 5V$	4.85	5	5.15	V
$I_{SYS\_OCP\_Q4}$	Boost mode battery discharge current clamp on BATFET Q4		5	6		A
$V_{BST\_OVP}$	Boost mode overvoltage threshold on PMID		5.55	5.8	6.15	V
<b>REGN LDO</b>						
$V_{REGN}$	REGN LDO output voltage	$V_{VBUS} = 5V$ , $I_{REGN} = 20mA$	4.58	4.7	4.8	V
		$V_{VBUS} = 9V$ , $I_{REGN} = 20mA$	5.6	6	6.5	V
$I_{REGN}$	REGN LDO current limit	$V_{VBUS} = 5V$ , $V_{REGN} = 3.8V$	50			mA
<b>I2C INTERFACE (SCL, SDA)</b>						
$V_{IH}$	Input high threshold level, SDA and SCL	Pull up rail 1.8V	1.3			V
$V_{IL}$	Input low threshold level	Pull up rail 1.8V			0.4	V
$V_{OL}$	Output low threshold level	Sink current = 5mA			0.4	V
$I_{BIAS}$	High-level leakage current	Pull up rail 1.8V			1	$\mu A$
<b>LOGIC INPUT PIN</b>						
$V_{IH}$	Input high threshold level (/CE, PSEL)		1.3			V
$V_{IL}$	Input low threshold level (/CE, PSEL)				0.4	V
$I_{IN\_BIAS}$	High-level leakage current (/CE, PSEL)	Pull up rail 1.8V			1	$\mu A$
<b>LOGIC OUTPUT PIN</b>						
$V_{OL}$	Output low threshold level (/INT, STAT, PMID_GOOD)	Sink current = 5mA			0.4	V
$I_{OUT\_BIAS}$	High-level leakage current (/INT, STAT, PMID_GOOD)	Pull up rail 1.8V			1	$\mu A$





## 7.7 Timing Requirements

		MIN	NOM	MAX	UNIT
<b>VBUS / VBAT POWER UP</b>					
$t_{VBUS\_OV}$	VBUS OVP Reaction-time		130		ns
$t_{POORSRC}$	Bad adapter detection duration		30		ms
$t_{POORSRC\_RETRY}$	Bad adapter detection retry wait time		2		s
<b>BATTERY CHARGER</b>					
$t_{TERM\_DGL}$	Deglitch time for charge termination		30		ms
$t_{RECHG\_DGL}$	Deglitch time for recharge threshold		30		ms
$t_{TOP\_OFF}$	Typical top-off timer accuracy		30		min
$t_{SAFETY}$	Charge safety timer accuracy, CHG_TIMER = 20hr	17	20	24	hr
$t_{SAFETY}$	Charge safety timer accuracy, CHG_TIMER = 10hr	8	10	12	hr
<b>QON Timing</b>					
$t_{SHIPMODE}$	$\overline{QON}$ low time to turn on BATFET and exit shipmode ( $-10^{\circ}\text{C} \leq T_J \leq 60^{\circ}\text{C}$ )	0.9		1.3	s
$t_{QON\_RST}$	$\overline{QON}$ low time before BATFET full system reset ( $-10^{\circ}\text{C} \leq T_J \leq 60^{\circ}\text{C}$ )	8		12	s
$t_{BATFET\_RST}$	BATFET off time during full system reset ( $-10^{\circ}\text{C} \leq T_J \leq 60^{\circ}\text{C}$ )	250		400	ms
$t_{BATFET\_DLY}$	Delay time before BATFET turn off in ship mode ( $-10^{\circ}\text{C} \leq T_J \leq 60^{\circ}\text{C}$ )	10		15	s

## Timing Requirements (continued)

		MIN	NOM	MAX	UNIT
<b>I2C INTERFACE</b>					
$f_{SCL}$	SCL clock frequency			400	kHz
<b>DIGITAL CLOCK AND WATCHDOG</b>					
$f_{LPDIG}$	Digital low-power clock (REGN LDO is disabled)		30		kHz
$f_{DIG}$	Digital power clock		500		kHz
$t_{WDT}$	Watchdog Reset time (WATCHDOG REG05[5:4] = 160s)		160		s

## 7.8 Typical Characteristics



## Typical Characteristics (接下页)




图 5. Charge Current Accuracy




图 6. Battery Charge Voltage vs Junction Temperature




图 7. Charge Current vs Junction Temperature




图 8. VINDPM vs Junction Temperature




图 9. SYSMIN Voltage vs Junction Temperature (VSYS set at 3.5V)




图 10. Input Current Limit vs Junction Temperature

## Typical Characteristics (接下页)





图 11. Boost Output Voltage vs Junction Temperature

## 8 Detailed Description

### 8.1 Overview

The BQ25619/618 device is a highly integrated 1.5-A switch-mode battery charger for single cell Li-Ion and Li-polymer battery. It includes the input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET, Q4), and bootstrap diode for the high-side gate drive.

### 8.2 Functional Block Diagram





## 8.3 Feature Description

### 8.3.1 Power-On-Reset (POR)

The device powers internal bias circuits from the higher voltage of VBUS and BAT. When VBUS rises above  $V_{VBUS\_UVLOZ}$  or BAT rises above  $V_{BAT\_UVLOZ}$ , the sleep comparator, battery depletion comparator and BATFET driver are active. I<sup>2</sup>C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

### 8.3.2 Device Power Up from Battery without Input Source

If only the battery is present and the voltage is above depletion threshold ( $V_{BAT\_DPLZ}$ ), the BATFET turns on and connects the battery to the system. The REGN stays off to minimize the quiescent current. The low RDSON of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

The device always monitors the discharge current through BATFET. When the system is overloaded or shorted ( $I_{BAT} > I_{SYS\_OCP\_Q4}$ ), the device turns off BATFET immediately.

With I<sup>2</sup>C, when the BATFET turns off due to over-current, the device sets the BATFET\_DIS bit to indicate the BATFET is disabled until the input source plugs in again or one of the methods described in the [BATFET Enable \(Exit Ship Mode\)](#) section is applied to re-enable BATFET.

### 8.3.3 Power Up from Input Source

When an input source is plugged in, the device checks the input source voltage to turn on the REGN LDO and all the bias circuits. It detects and sets the input current limit before the buck converter is started. The power up sequence from input source is as listed:

1. Power Up REGN LDO, see [Power Up REGN LDO](#) section
2. Poor Source Qualification, see [Poor Source Qualification](#) section
3. Input Source Type Detection is based on PSEL to set default input current limit (IINDPM threshold), see [Input Source Type Detection \(IINDPM Threshold\)](#) section
4. Input Voltage Limit Threshold Setting (VINDPM threshold), see [Input Voltage Limit Threshold Setting \(VINDPM Threshold\)](#) section
5. Power Up Converter, see [Power Up Converter in Buck Mode](#) section

#### 8.3.3.1 Power Up REGN LDO

The REGN LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. It also provides bias rail to TS external resistors. The pull-up rail of STAT can be connected to REGN as well. The REGN is enabled when all the below conditions are valid:

- $V_{VBUS} > V_{VBUS\_UVLOZ}$
- In buck mode,  $V_{VBUS} > V_{BAT} + V_{SLEEPZ}$
- In boost mode,  $V_{VBUS} < V_{BAT} + V_{SLEEPZ}$
- After 220-ms delay is completed

During high impedance mode when EN\_HIZ bit is 1, REGN LDO turns off. The battery powers up the system.

#### 8.3.3.2 Poor Source Qualification

After the REGN LDO powers up, the device starts to check current capability of the input source. The first step is poor source detection.

- VBUS voltage above  $V_{POORSRC}$  when pulling  $I_{BADSRC}$  (typical 30 mA)

With I<sup>2</sup>C, once the input source passes poor source detection, the status register bit VBUS\_GD is set to 1 and the INT pin is pulsed to signal to the host.

If the device fails the poor source detection, it repeats poor source qualification every 2 seconds.

## Feature Description (接下页)

### 8.3.3.3 Input Source Type Detection (IINDPM Threshold)

After poor source detection, the device runs input source detection through the PSEL pin. The PSEL pin sets input current limit 0.5 A (HIGH) or 2.4 A (LOW). After input source type detection is completed, PMID\_GOOD pin is asserted to HIGH and PG\_STAT bit goes to 1.

With I<sup>2</sup>C, after input source type detection is completed, an  $\overline{\text{INT}}$  pulse is asserted to the host. In addition, the following register bits are updated:

1. Input Current Limit (IINDPM) register is updated from detection result
2. VBUS\_STAT bit is updated to indicate USB or other input source
3. PG\_STAT bit is updated to indicate good adapter plugs in

The host can over-write the IINDPM register to change the input current limit if needed.

#### 8.3.3.3.1 PSEL Pins Sets Input Current Limit

The device with PSEL pin directly takes the USB PHY device output to decide whether the input is USB host or charging port. When the device operates in host-control mode, the host needs to IINDET\_EN bit set to 1 to update the IINDPM register. When the device is in default mode, PSEL value updates IINDPM in real time.

**表 1. Input Current Limit Setting from PSEL**

INPUT DETECTION	PSEL PIN	INPUT CURRENT LIMIT (ILIM)	VBUS_STAT
USB SDP	High	500 mA	001
Adapter	Low	2.4A	011

### 8.3.3.4 Input Voltage Limit Threshold Setting (VINDPM Threshold)

The device has two mode to set VINDPM threshold.

- Fixed VINDPM threshold. The VINDPM is in default set at 4.5 V (3.9 V - 5.4 V).
- VINDPM threshold tracks the battery voltage to optimize the converter headroom between input and output. When it is enabled in REG07[1:0], the actual input voltage limit is the higher of the VINDPM setting in register and VBAT + offset voltage in VINDPM\_BAT\_TRACK[1:0].

### 8.3.3.5 Power Up Converter in Buck Mode

After the input current limit is set, the converter is enabled and the HSFET and LSFET start switching. The system voltage is powered from converter instead of the battery. If battery charging is disabled, the BATFET turns off. Otherwise, the BATFET stays on to charge the battery.

The device provides soft-start when system rail is ramping up. When the system rail is below  $V_{\text{BAT\_SHORT}}$ , the input current is limited to the lower of 200 mA or IINDPM register setting. The system load shall be appropriately planned not to exceed the 200-mA IINDPM limit. After the system rises above  $V_{\text{BAT\_SHORTZ}}$  V, the device input current limit is the value set by IINDPM register.

As a battery charger, the device deploys a highly efficient 1.5-MHz step-down switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying output filter design.

The converter supports PFM operation by default for fast transient response during system voltage regulation and better light load efficiency. The PFM\_DIS bit disables PFM operation if system voltage is not in regulation.

### 8.3.3.6 HIZ Mode with Adapter Present

By setting EN\_HIZ bit to 1 with adapter, the device enters high impedance state (HIZ). In HIZ mode, the system is powered from battery even with good adapter present. The device is in the low input quiescent current state with Q1 RBFET, REGN LDO and the bias circuits off.

### 8.3.4 Boost Mode Operation From Battery

The device supports boost converter operation to deliver power from the battery to other portable devices through a USB port. The output voltage is regulated at 5V (programmable 4.6/4.75/5.0/5.15 V) and output current is up to 1 A. The user needs to have at least 350 mV between VBAT and boost mode regulation voltage to power up boost mode reliably. For example, BOOSTV[1:0] setting is recommended to be 4.75 V or higher if the battery voltage is 4.4 V.

The boost operation is enabled if the conditions below are valid:

1. Register setting: BATFET\_DIS = 0, CHG\_COFNIG = 0 and BST\_CONFIG = 1
2. BAT above  $V_{BST\_BAT}$  set by MIN\_VBAT\_SEL bit,
3. VBUS less than  $V_{BAT} + V_{SLEEP}$  (in sleep mode) before converter starts.
4. Voltage at TS (thermistor) pin is within acceptable range ( $V_{BHOT\_RISE} < V_{TS} < V_{BCOLD\_FALL}$ )

During boost mode, the status register VBUS\_STAT bits is set to 111.

The converter supports PFM operation at light load in boost mode. The PFM\_DIS bit can be used to disable PFM operation in boost configuration.

The BQ25619/618 keeps Q1 FET off during the boost mode. During adapter plug-in or removal, the charger will automatically transition between charging mode and boost mode by setting BST\_CONFIG bit and CHG\_CONFIG bit both to 1. When the adapter plugs in, and the conditions to start a new charge cycle are valid, the device is in charging mode. If the adapter is removed and boost enable conditions are valid, the device transits to boost mode to power the accessories connected to PMID automatically.

### 8.3.5 Power Path Management

The device accommodates a wide range of input sources from USB, wall adapter, to car charger. The device provides automatic power path selection to supply the system (SYS) from the input source (VBUS), battery (BAT), or both.

#### 8.3.5.1 Narrow VDC Architecture

When the battery is below the minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is typically 180 mV above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, the BATFET is fully on and the voltage difference between the system and battery is the VDS of the BATFET.

When battery charging is disabled and above the minimum system voltage setting or charging is terminated, the system is always regulated at typically 50 mV above the battery voltage. The status register VSYS\_STAT bit goes to 1 when the system is in minimum system voltage regulation.




图 12. System Voltage vs Battery Voltage

### 8.3.5.2 Dynamic Power Management

To meet the maximum current limit in the USB spec and avoid over loading the adapter, the device features Dynamic Power management (DPM), which continuously monitors the input current and input voltage. When input source is over-loaded, either the current exceeds the input current limit (IINDPM) or the voltage falls below the input voltage limit (VINDPM). The device then reduces the charge current until the input current falls below the input current limit or the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage, the device automatically enters the supplement mode where the BATFET turns on and the battery starts discharging so that the system is supported from both the input source and battery.

During DPM mode, the status register bits VINDPM\_STAT or IINDPM\_STAT go to 1.

### 8.3.5.3 Supplement Mode

When the system voltage falls below the battery voltage, the BATFET turns on and the BATFET gate is regulated so that the minimum BATFET VDS stays at 30 mV when the current is low. This prevents oscillation from entering and exiting the supplement mode.

As the discharge current increases, the BATFET gate is regulated with a higher voltage to reduce RDSON until the BATFET is in full conduction. At this point onwards, the BATFET VDS linearly increases with discharge current. shows the V-I curve of the BATFET gate regulation operation. The BATFET turns off to exit supplement mode when the battery is below battery depletion threshold.

## 8.3.6 Battery Charging Management

The device charges 1-cell Li-Ion battery with up to 1.5-A charge current for high capacity tablet battery. The 19.5-mΩ BATFET improves charging efficiency and minimizes the voltage drop during discharging.

### 8.3.6.1 Autonomous Charging Cycle

When battery charging is enabled (CHG\_CONFIG bit = 1 and  $\overline{\text{CE}}$  pin is LOW), the device autonomously completes a charging cycle without host involvement. The device default charging parameters are listed in 表 2. The host configures the power path and charging parameters by writing to the corresponding registers through I<sup>2</sup>C.

**表 2. Charging Parameter Default Setting**

DEFAULT MODE	BQ25619/618
Charging voltage	4.20 V
Charging current	340 mA
Pre-charge current	40 mA
Termination current	60 mA
Temperature profile	JEITA
Safety timer	10 hours

A new charge cycle starts when the following conditions are valid:

- Converter starts
- Battery charging is enabled (CHG\_CONFIG bit = 1 and I<sub>CHG</sub> register is not 0 mA and  $\overline{\text{CE}}$  is low)
- No thermistor fault on TS. (TS pin can be ignored by setting TS\_IGNORE bit to 1)
- No safety timer fault
- BATFET is not forced to turn off (BATFET\_DIS bit = 0)

The charger device automatically terminates the charging cycle when the charging current is below the termination threshold, the battery voltage is above the recharge threshold, and the device is not in DPM mode or thermal regulation. When a fully charged battery is discharged below recharge threshold (selectable through VRECHG bit), the device automatically starts a new charging cycle. After the charge is done, toggle  $\overline{\text{CE}}$  pin or CHG\_CONFIG bit will initiate a new charging cycle. Adapter removal and replug will also restart a charging cycle.

The STAT output indicates the charging status: charging (LOW), charging complete or charge disable (HIGH) or charging fault (Blinking). The status register (CHRG\_STAT) indicates the different charging phases: 00-charging disable, 01-precharge, 10-fast charge (CC) and constant voltage (CV), 11-charging done. Once a charging cycle is completed, an INT pulse is asserted to notify the host.


### 8.3.6.2 Battery Charging Profile

The device charges the battery in five phases: battery short, preconditioning, constant current, constant voltage and top-off trickle charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and regulates current and voltage accordingly.

Resistance between charger output and battery cell terminal such as board routing, connector, MOSFETs and sense resistor can force the charging process to move from constant current to constant voltage too early and increase charge time. To speed up the charging cycle, the device provides BATSNS pin to extend the constant current charge time to delivery maximum power to battery. BATSNS pin is connected directly to battery cell terminal to remotely sense battery cell voltage. BATSNS is by default enabled, and can be disabled through BATSNS\_DIS bit. If BATSNS is connected to GND or left floating, the charger regulates BAT pin instead.

**表 3. Charging Current Setting**

V <sub>BAT</sub>	CHARGING CURRENT	DEFAULT SETTING	CHRG_STAT
< 2.2 V	I <sub>BAT_SHORT</sub>	25 mA	01
2.2 V to 3 V	I <sub>PRECHG</sub>	40 mA	01
> 3 V	I <sub>CHG</sub>	340 mA	10



**图 13. Battery Charging Profile**

### 8.3.6.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above the recharge threshold, and the current is below termination current. After the charging cycle is completed, the BATFET turns off. The STAT is asserted HIGH to indicate charging done. The converter keeps running to power the system, and BATFET can turn on again to engage [Supplement Mode](#).

If the charger device is in IINDPM/VINDPM regulation, or thermal regulation, the actual charging current will be less than the termination value. In this case, termination is temporarily disabled.

When termination occurs, STAT pin goes HIGH. The status register CHRG\_STAT is set to 11, and an  $\overline{\text{INT}}$  pulse is asserted to the host. Termination can be disabled by writing 0 to EN\_TERM bit prior to charge termination.

The termination current is set in REG03[3:0]. For small capacity battery, the termination current can be set as low as 20 mA for full charge. Due to the termination current accuracy, the actual termination current may be higher than the termination target. In order to compensate for termination accuracy, a programmable top-off timer can be applied after termination is detected. The top-off timer will follow safety timer constraints, such that if safety timer is suspended, so will the top-off timer. Similarly, if safety timer is doubled, so will the termination top-off timer. TOPOFF\_ACTIVE bit reports whether the top off timer is active or not. The host can read CHRG\_STAT and TOPOFF\_ACTIVE to find out the termination status. STAT pin stays HIGH during top-off timer counting cycle.

The top-off timer settings are read in once termination is detected by the charger. Programming a top-off timer value (01, 10, 11) after termination will have no effect unless a recharge cycle is initiated. The top-off timer will immediately stop if it is disabled (00). An INT is asserted to the host when entering top-off timer segment as well as when top-off timer expires.

#### 8.3.6.4 Thermistor Qualification

The charger device provides a single thermistor input for battery temperature monitoring.

##### 8.3.6.4.1 JEITA Guideline Compliance During Charging Mode

To improve the safety of charging Li-ion batteries, the JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges.

To initiate a charge cycle, the voltage on TS pin must be within the VT1 to VT5 thresholds. If the TS voltage exceeds the T1-T5 range, the controller suspends charging, TS fault is reported and waits until the battery temperature is within the T1 to T5 range.

At cool temperature (T1-T2), the charge current is reduced to a programmable fast charge current (0%, 20% default, 50%, 100% of ICHG, by JEITA\_ISET). At warm temperature (T3-T5), the charge voltage is reduced to 4.1 V or kept at VREG (JEITA\_VSET). and the charge current can be reduced to a programmable level (0%, 20%, 50%, 100% default). Battery termination is disabled in T3-T5. The charger provides more flexible settings on T2 and T3 threshold as well to program the temperature profile beyond JEITA. When the T1 is set to 0°C and T5 is set to 60°C, T2 can be programmed to 5.5°C/10°C(default)/15°C/20°C, and T3 can be programmed to 40°C/45.5°C(default)/50.5°C/54.5°C.

When charger does not need to monitor the NTC, host sets TS\_IGNORE bit to 1 to ignore the TS pin condition during charging and boost mode. If TS\_IGNORE bit is set to 1, TS pin is ignored and the charger ignore TS pin input. In this case, NTC\_FAULT bits are 000 to report normal TS status.




图 14. JEITA Profile

公式 1 through 公式 2 describe how to calculate resistor divider values on Ts pin.




图 15. TS Pin Resistor Network

$$RT1 = \frac{\frac{1}{V_{T1\%}} - 1}{\frac{1}{R_{T2}} + \frac{1}{R_{NTC,T1}}} \quad (1)$$

$$RT2 = \frac{R_{NTC,T1} \times R_{NTC,T5} \times \left( \frac{1}{V_{T5\%}} - \frac{1}{V_{T1\%}} \right)}{R_{NTC,T1} \times \left( \frac{1}{V_{T1\%}} - 1 \right) - R_{NTC,T5} \times \left( \frac{1}{V_{T5\%}} - 1 \right)} \quad (2)$$

In the equations above,  $R_{NTC, T1}$  is NTC thermistor resistance value at temperature T1 and  $R_{NTC, T5}$  is NTC thermistor resistance values at temperature T5. Select 0°C to 60°C range for Li-ion or Li-polymer battery then

- $R_{NTC, T1} = 27.28 \text{ K}\Omega$  (0°C)
- $R_{NTC, T5} = 3.02 \text{ K}\Omega$  (60°C)
- $RT1 = 5.3 \text{ K}\Omega$
- $RT2 = 31.14 \text{ K}\Omega$



#### 8.3.6.4.2 Boost Mode Thermistor Monitor During Battery Discharge Mode

For battery protection during boost mode, the device monitors the battery temperature to be within the  $V_{BCOLD}$  and  $V_{BHOT}$  thresholds. When  $RT1$  is 5.3 K $\Omega$  and  $RT2$  is 31.14 K $\Omega$ ,  $T_{BCOLD}$  default is -19.5°C and  $T_{BHOT}$  default is 64°C. When temperature is outside of the temperature thresholds, the boost mode is suspended. In addition,  $VBUS\_STAT$  bits are set to 000 and  $NTC\_FAULT$  is reported. Once temperature returns within thresholds, boost mode is recovered and  $NTC\_FAULT$  is cleared.

#### 8.3.6.5 Charging Safety Timer

The device has a built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is 2 hours when the battery is below  $V_{BATLOWV}$  threshold and 10 hours (10/20 hours in  $REG05[2]$ ) when the battery is higher than  $V_{BATLOWV}$  threshold. When the safety timer expires,  $STAT$  pin is blinking at 1 Hz to report a safety timer expiration fault.

The user can program the fast charge safety timer through  $I^2C$  ( $CHG\_TIMER$  bit  $REG05[2]$ ). When safety timer expires, the fault register  $CHRG\_FAULT$  bits ( $REG09[5:4]$ ) are set to 11 and an  $INT$  is asserted to the host. The safety timer (both fast charge and pre-charge) can be disabled through  $I^2C$  by setting  $EN\_TIMER$  bit.

During  $IINDPM/VINDPM$  regulation, thermal regulation, or JEITA cool/warm when fast charge current is reduced, the safety timer counts at a half clock rate, because the actual charge current is likely below the setting. For example, if the charger is in input current regulation ( $IINDPM\_STAT = 1$ ) throughout the whole charging cycle, and the safety time is set to 10 hours, the safety timer will expire in 20 hours. This half clock rate feature can be disabled by writing 0 to the  $TMR2X\_EN$  bit.

During faults of  $BAT\_FAULT$ ,  $NTC\_FAULT$  that lead to charging suspend, safety timer is suspended as well. Once the fault goes away, timer resumes. If user stops the current charging cycle, and start again, timer gets reset (toggle  $\overline{CE}$  pin or  $CHG\_CONFIG$  bit).

### 8.3.7 Ship Mode and $\overline{QON}$ Pin

#### 8.3.7.1 BATFET Disable (Enter Ship Mode)

To extend battery life and minimize power when the system is powered off during system idle, shipping, or storage, the device turns off BATFET so that the system voltage is floating to minimize the battery leakage current. When the host sets the  $BATFET\_DIS$  bit, the charger can turn off the BATFET immediately or delay by  $t_{BATFET\_DLY}$  as configured by the  $BATFET\_DLY$  bit. To set the device into ship mode with the adapter present, the host has to first set  $BATFET\_RST\_VBUS$  to 1 and then  $BATFET\_DIS$  to 1. The charger will turn off the BATFET (no charging, no supplement) while the adapter is still attached. When the adapter is removed, the charger will enter ship mode.

#### 8.3.7.2 BATFET Enable (Exit Ship Mode)

When the BATFET is disabled (in ship mode) as indicated by setting  $BATFET\_DIS$ , one of the following events can enable the BATFET to restore system power:

1. Plug in adapter
2. Clear  $BATFET\_DIS$  bit
3. Set  $REG\_RST$  bit to reset all registers including  $BATFET\_DIS$  bit to default (0)
4. A logic high to low transition on  $\overline{QON}$  pin with  $t_{SHIPMODE}$  deglitch time to enable BATFET to exit ship mode.  $EN\_HIZ$  bit is set to 1 (regardless of adapter present or not). Host has to set  $EN\_HIZ$  bit to 0 before boost mode enable. Once adapter plugs in,  $EN\_HIZ$  will be cleared.

#### 8.3.7.3 BATFET Full System Reset

The BATFET functions as a load switch between battery and system when input source is not plugged-in. When  $BATFET\_RST\_EN=1$  and  $BATFET\_DIS=0$ , BATFET full system reset function is enabled. By changing the state of BATFET from on to off, systems connected to SYS can be effectively forced to have a power-on-reset. After the reset is complete, device is in POR state, and all the registers are in POR default settings. The  $\overline{QON}$  pin supports push-button interface to reset system power without host by changing the state of BATFET. Internally, it is pulled up to the  $PMID$  voltage through a 200 k $\Omega$  resistor.



When the  $\overline{\text{QON}}$  pin is driven to logic low for  $t_{\text{QON\_RST}}$ , BATFET reset process starts. The BATFET is turned off for  $t_{\text{BATFET\_RST}}$  and then it is re-enabled to reset system power. This function can be disabled by setting BATFET\_RST\_EN bit to 0.

BATFET full system reset functions either with or without adapter present. If BATFET\_RST\_WVBUS=1, the system reset function starts after  $t_{\text{QON\_RST}}$  when  $\overline{\text{QON}}$  pin is pushed to LOW. Once the reset process starts, the device first get into HIZ mode to turn off the converter, and then power cycles BATFET. If BATFET\_RST\_WVBUS=0, the system reset function doesn't start till  $t_{\text{QON\_RST}}$  after  $\overline{\text{QON}}$  pin is pushed to LOW and adapter is removed.

After BATFET full system reset is complete, the device will power up again if EN\_HIZ is not set to 1 before the system reset.




图 16.  $\overline{\text{QON}}$  Timing

### 8.3.8 Status Outputs (STAT, $\overline{\text{INT}}$ , PMID\_GOOD)

#### 8.3.8.1 Power Good Indicator (PG\_STAT Bit)

The PG\_STAT bit goes 1 to indicate a good input source when:

- VBUS above  $V_{\text{VBUS\_UVLO}}$
- VBUS above battery (not in sleep)
- VBUS below  $V_{\text{ACOV}}$  threshold
- VBUS above  $V_{\text{POORSRC}}$  (typical 3.8 V) when  $I_{\text{BADSRC}}$  (typical 30 mA) current is applied (not a poor source)
- Completed [Input Source Type Detection \(IINDPM Threshold\)](#)

#### 8.3.8.2 Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive LED.

**表 4. STAT Pin State**

CHARGING STATE	STAT INDICATOR
Charging in progress (including recharge)	LOW
Charging termination (top off timer may be running)	HIGH
Sleep mode, charge disable, boost mode	HIGH
Charge suspend (input over-voltage, TS fault, safety timer fault or system over-voltage)	Blinking at 1 Hz

### 8.3.8.3 Interrupt to Host ( $\overline{\text{INT}}$ )

In some applications, the host does not always monitor the charger operation. The  $\overline{\text{INT}}$  pulse notifies the host on the device operation. The following events will generate a 256- $\mu\text{s}$   $\overline{\text{INT}}$  pulse.

- Good input source detected
  - VBUS above battery (not in sleep)
  - VBUS below  $V_{\text{ACOV}}$  threshold
  - VBUS above  $V_{\text{POORSRC}}$  (typical 3.8 V) when  $I_{\text{BADSRC}}$  (typical 30 mA) current is applied (not a poor source)
- Input removed
- USB/adaptor source identified during [Input Source Type Detection \(IINDPM Threshold\)](#).
- Charge Complete
- Any FAULT event in REG09
- VINDPM / IINDPM event detected (REG0A[1:0], maskable)
- Top off timer starts and expires

REG09[7:0] and REG0A[6:4] report charger operation faults and status change to the host. When a fault/status change occurs, the charger device sends out an  $\overline{\text{INT}}$  pulse and keeps the state in REG09[7:0]/REG0A[6:4] until the host reads the registers. Before the host reads REG09[7:0]/REG0A[6:4] and all the ones are cleared, the charger device would not send any  $\overline{\text{INT}}$  upon new fault/status change. To read the current status, the host has to read REG09/REG0A two times consecutively. The first read reports the pre-existing register status and the second read reports the current register status.

### 8.3.8.4 PMID Voltage Indicator (PMID\_GOOD)

In BQ25619/618, the accessory devices can be connected to charger PMID pin to get power either from adapter through Q1 direct path or from battery boost mode. An optional external PMOS FET can be placed between charger PMID pin and accessory input to disconnect the power path during over-current and over-voltage conditions. PMID\_GOOD is used to drive external PMOS FET through an inverter. PMID\_GOOD HIGH turns on an inverter to pull PMOS FET gate low to turn on PMOS FET, and PMID\_GOOD LOW turns off PMOS FET.

Upon adapter plug-in, PMID\_GOOD goes from LOW to HIGH when VBUS rises above battery but below  $V_{\text{ACOV}}$ , and passes poor source detection. During the operation, PMID\_GOOD will go from HIGH to LOW if Q1 current exceeds 115% of the IINDPM threshold. ( $I_{\text{BLK\_OCP}}$ ), or adapter voltage rises above 5.8 V ( $V_{\text{BST\_OVP}}$ ).

High voltage adapter over  $V_{\text{BST\_OVP}}$  will keep charging the battery if all conditions are valid. The external PMOS FET will stay off to protect the accessory from over-voltage fault.

When adapter is removed, PMID\_GOOD goes LOW before battery boost mode starts.

In battery boost mode, the device regulates PMID voltage between 4.6 V - 5.15 V as a stable power supply to the accessory devices. PMID\_GOOD goes from LOW to HIGH when PMID voltage rises above 3.8 V ( $V_{\text{POORSRC}}$ ). Similar to adapter present scenario, PMID valid voltage range is between  $V_{\text{POORSRC}}$  and  $V_{\text{BST\_OVP}}$ . Once PMID voltage is out of this range, PMID\_GOOD goes LOW to disconnect the accessory device from PMID. During boost mode, all the conditions to exit boost mode will drive PMID\_GOOD from HIGH to LOW, including boost mode disable in register, ACOV, TS fault, battery depleted ( $V_{\text{BAT\_DPL}}$ ), BATFET over-current, ( $I_{\text{SYS\_OCP\_Q4}}$ ), etc.

### 8.3.9 Protections

#### 8.3.9.1 Voltage and Current Monitoring in Buck Mode

##### 8.3.9.1.1 Input Over-Voltage Protection (ACOV)

The input voltage is sensed via the VAC pin. The default OVP threshold is 14.2 V, and can be programmed at 5.7 V/6.4 V/11 V/14.2 V via OVP[1:0] register bits. ACOV event will immediately stop converter switching whether in buck or boost mode. The device will automatically resume normal operation once the input voltage drops back below the OVP threshold. During ACOV, REGN LDO is on, and the device doesn't enter HIZ mode.

During ACOV, the fault register CHRG\_FAULT bits are set to 01. An  $\overline{\text{INT}}$  pulse is asserted to the host.

##### 8.3.9.1.2 System Over-Voltage Protection (SYSOVP)

The charger device clamps the system voltage during a load transient so that the components connected to the system are not damaged due to high voltage.  $V_{\text{SYSOVP}}$  threshold is about 300 mV above battery regulation voltage when battery charging is terminated. Upon SYSOVP, converter stops switching immediately to clamp the overshoot. The charger pulls 30-mA  $I_{\text{SYS\_LOAD}}$  discharge current to bring down the system voltage.

#### 8.3.9.2 Voltage and Current Monitoring in Boost Mode

##### 8.3.9.2.1 Boost Mode Over-Voltage Protection

When the PMID voltage rises above regulation target and exceeds  $V_{\text{BST\_OVP}}$ , the device stops switching immediately and the device exits boost mode and PMID\_GOOD is pulled low as well. BST\_CONFIG bit is set to 0. During boost mode over-voltage, the fault register bit BOOST\_FAULT is set to 1 to indicate fault in boost operation. An  $\overline{\text{INT}}$  is asserted to the host.

##### 8.3.9.2.2 PMID Over-Current Protection

The BQ25619/618 closely monitors the battery discharge current through BATFET (Q4) to ensure safe boost mode operation. During over-current condition when Boost input current exceeds  $I_{\text{SYS\_OCP\_Q4}}$ , the device latches off in 100  $\mu\text{s}$ . When over-current condition is detected, the fault register bit BOOST\_FAULT is set high to indicate fault in boost operation. An  $\overline{\text{INT}}$  is asserted to the host.

#### 8.3.9.3 Thermal Regulation and Thermal Shutdown

##### 8.3.9.3.1 Thermal Protection in Buck Mode

Besides the battery temperature monitor on TS pin, the device monitors the internal junction temperature  $T_J$  to avoid overheating the chip and limits the IC junction temperature in buck mode. When the internal junction temperature exceeds thermal regulation limit (110°C), the device lowers down the charge current. During thermal regulation, the actual charging current is usually below the programmed battery charging current. Therefore, termination is disabled, the safety timer runs at half the clock rate, and the status register THERM\_STAT bit goes high.

Additionally, the device has thermal shutdown to turn off the converter and BATFET when IC surface temperature exceeds  $T_{\text{SHUT}}$  150°C. The BATFET and converter is enabled to recover when IC temperature is 130°C. The fault register CHRG\_FAULT is set to 10 during thermal shutdown and an  $\overline{\text{INT}}$  is asserted to the host.

##### 8.3.9.3.2 Thermal Protection in Boost Mode

Besides the battery temperature monitor on TS pin, The device monitors the internal junction temperature to provide thermal shutdown during boost mode. When IC junction temperature exceeds  $T_{\text{SHUT}}$  150°C, the boost mode is disabled by setting BST\_CONFIG bit low. When IC junction temperature is below 145°C, the host can re-enable boost mode.

#### 8.3.9.4 Battery Protection

##### 8.3.9.4.1 Battery Over-Voltage Protection (BATOVP)

The battery over-voltage limit is clamped at 4% above the battery regulation voltage. When battery over voltage occurs, the charger device immediately stops switching. The fault register BAT\_FAULT bit goes high and an  $\overline{\text{INT}}$  is asserted to the host.

### 8.3.9.4.2 Battery Over-Discharge Protection

When battery is discharged below  $V_{BAT\_DPL\_FALL}$ , the BATFET will latch off to protect battery from over discharge. To recover from over-discharge latch-off, an input source plug-in is required at VAC/VBUS.

### 8.3.9.4.3 System Over-Current Protection

$I_{SYS\_OCP\_Q4}$  sets battery discharge current limit. Once  $I_{BAT} > I_{SYS\_OCP\_Q4}$ , charger will latch off Q4 and put the device into ship mode. All methods to exit ship mode are valid to bring the part out of Q4 latch off.

## 8.3.10 Serial Interface

The device uses I<sup>2</sup>C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I<sup>2</sup>C™ is a bi-directional 2-wire serial interface developed by Philips Semiconductor (now NXP Semiconductors). Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Devices can be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The device operates as a slave device with address 6AH, receiving control inputs from the master device like micro controller or a digital signal processor through REG00-REG0C. Register read beyond REG0C returns 0xFF. The I<sup>2</sup>C interface supports both standard mode (up to 100 kbits), and fast mode (up to 400 kbits). connecting to the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain.

### 8.3.10.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.




图 17. Bit Transfer on the I<sup>2</sup>C Bus

### 8.3.10.2 START and STOP Conditions

All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition. START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.




图 18. TS START and STOP conditions

### 8.3.10.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and release the clock line SCL.




图 19. Data Transfer on the I<sup>2</sup>C Bus

### 8.3.10.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge ninth clock pulse, are generated by the master. The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the ninth clock pulse, this is the Not Acknowledge signal. The master can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

### 8.3.10.5 Slave Address and Data Direction Bit

After the START, a slave address is sent. This address is 7 bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).




图 20. Complete Data Transfer

### 8.3.10.6 Single Read and Write

If the register address is not defined, the charger IC send back NACK and go back to the idle state.







图 21. Single Write


**图 22. Single Read**

### 8.3.10.7 Multi-Read and Multi-Write

The charger device supports multi-read and multi-write on REG00 through REG0C.


**图 23. Multi-Write**

**图 24. Multi-Read**

REG09[7:0]/REG0A[6:4] are fault/status change register. They keep all the fault/status information from last read until the host issues a new read. For example, if Charge Safety Timer Expiration fault occurs but recovers later, the fault register REG09 reports the fault when it is read the first time, but returns to normal when it is read the second time. In order to get the fault information at present, the host has to read REG09/REG0A for the second time.

## 8.4 Device Functional Modes

### 8.4.1 Host Mode and Default Mode

The device is a host controlled charger, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or while host is in sleep mode. When the charger is in default mode, WATCHDOG\_FAULT bit is HIGH. When the charger is in host mode, WATCHDOG\_FAULT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired, or default mode. All the registers are in the default settings.

In default mode, the device keeps charging the battery with 10-hour fast charging safety timer. At the end of the 10-hour, the charging is stopped and the buck converter continues to operate to supply system load. Any write command to device transitions the charger from default mode to host mode. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WATCHDOG\_FAULT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

## Device Functional Modes (接下页)

All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WATCHDOG\_FAULT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.




图 25. Watchdog Timer Flow Chart

## 8.5 Register Maps

I<sup>2</sup>C Slave Address: 6AH

Default I<sup>2</sup>C Slave Address: 0x6A (1101 010B + R/W)

**表 5. I<sup>2</sup>C Registers**

Address	Access Type	Acronym	Register Name	Section
00h	R/W	REG00	Input Current Limit	<a href="#">Go</a>
01h	R/W	REG01	Charger Control 0	<a href="#">Go</a>
02h	R/W	REG02	Charge Current Limit	<a href="#">Go</a>
03h	R/W	REG03	Precharge and Termination Current Limit	<a href="#">Go</a>
04h	R/W	REG04	Battery Voltage Limit	<a href="#">Go</a>
05h	R/W	REG05	Charger Control 1	<a href="#">Go</a>
06h	R/W	REG06	Charger Control 2	<a href="#">Go</a>
07h	R/W	REG07	Charger Control 3	<a href="#">Go</a>
08h	R	REG08	Charger Status 0	<a href="#">Go</a>
09h	R	REG09	Charger Status 1	<a href="#">Go</a>
0Ah	R	REG0A	Charger Status 2	<a href="#">Go</a>
0Bh	R	REG0B	Part Information	<a href="#">Go</a>
0Ch	R/W	REG0C	Charger Control 4	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. 表 6 shows the codes that are used for access types in this section.

**表 6. I<sup>2</sup>C Access Type Codes**

Access Type	Code	Description
<b>Read Type</b>		
R	R	Read
<b>Write Type</b>		
W	W	Write
<b>Reset Value</b>		
-n		Value after reset
-X		Undefined value



### 8.5.1 Input Current Limit Register (Address = 00h) [reset = 17h]

图 26. REG00 Register

7	6	5	4	3	2	1	0
0	0	0	1	0	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 7. REG00 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	EN_HIZ	0	R/W	by REG_RST by Watchdog	HIZ mode enable in buck mode. 0 – Disable (default) 1 – Enable
6	TS_IGNORE	0	R/W	by REG_RST	When charger does not monitor the NTC, host sets this bit to 1 to ignore the TS pin condition during charging and boost mode. 0 – Include TS pin into charge and boost mode enable conditions. (default) 1 – Ignore TS pin. Always consider TS is good to allow charging and boost mode. NTC_FAULT bits are 000 to report normal status.
5	BATSNS_DIS	0	R/W	by REG_RST	Select either BATSNS pin or BAT pin to regulate battery voltage. 0 – Enable BATSNS in battery CV regulation. If the device fails BATSNS open/short detection (BATSNS_STAT = 1). Battery voltage is regulated through BAT pin. (default) 1 – Disable BATSNS. Use BAT pin in battery CV regulation.
4	IINDPM[4]	1	R/W	by REG_RST	1600 mA
3	IINDPM[3]	0	R/W	by REG_RST	800 mA
2	IINDPM[2]	1	R/W	by REG_RST	400 mA
1	IINDPM[1]	1	R/W	by REG_RST	200 mA
0	IINDPM[0]	1	R/W	by REG_RST	100 mA Input current limit setting (maximum limit, not typical) Offset: 100 mA Range: 100 mA (000000) – 3.2 A (11111) Default: 2400 mA (10111) IINDPM bits are changed automatically after <a href="#">Input Source Type Detection (IINDPM Threshold)</a> is completed PSEL HIGH = 500 mA PSEL LOW = 2.4 A Host can reprogram IINDPM register bits after input source detection is completed.

LEGEND: R/W = Read/Write; R = Read only

## 8.5.2 Charger Control 0 Register (Address = 01h) [reset = 1Ah]

图 27. REG01 Register

7	6	5	4	3	2	1	0
0	0	0	1	1	0	1	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 8. REG01 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	PFM_DIS	0	R/W	by REG_RST	PFM disable in both buck and boost mode. 0 – PFM enable (default) 1 – PFM disable
6	WD_RST	0	R/W	by REG_RST by Watchdog	I <sup>2</sup> C Watchdog Timer Reset. Back to 0 after watchdog timer reset 0 – Normal (default) 1 – Reset
5	BST_CONFIG	0	R/W	by REG_RST by Watchdog	Boost mode enable. In charging case application, based on adapter plug-in or removal, the charger will automatically transit between charging mode and boost mode by setting BST_CONFIG bit and CHG_CONFIG bit both to 1. 0 – boost mode disable (default) 1 – boost mode enable
4	CHG_CONFIG	1	R/W	by REG_RST by Watchdog	Battery charging buck mode mode enable. Charge is enabled when $\overline{CE}$ pin is pulled low, CHG_CONFIG bit is 1 and charge current is not zero. 0 – Charge Disable 1 – Charge Enable (default)
3	SYS_MIN[2]	1	R/W	by REG_RST	System minimum voltage setting. 000 – 2.6 V 001 – 2.8 V 010 – 3 V 011 – 3.2 V 100 – 3.4 V 101 – 3.5 V (default) 110 – 3.6 V 111 – 3.7 V
2	SYS_MIN[1]	0	R/W	by REG_RST	
1	SYS_MIN[0]	1	R/W	by REG_RST	
0	MIN_VBAT_SEL	0	R/W	by REG_RST	
					Minimum battery voltage when exiting boost mode. The rising threshold allows the device to start boost mode if other conditions are valid. 0 – 2.8 V BAT falling, 3 V rising (default) 1 – 2.5 V BAT falling, 2.8V rising

LEGEND: R/W = Read/Write; R = Read only

### 8.5.3 Charge Current Limit Register (Address = 02h) [reset = 91h]

图 28. REG02 Register

7	6	5	4	3	2	1	0
1	0	0	1	0	0	0	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 9. REG02 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	Reserved	1	R/W		
6	Q1_FULLON	0	R/W	by REG_RST	In buck mode, charger will fully turn on Q1 BLKFET according to this bit setting when IINDPM is below 700 mA. When IINDPM is over 700 mA, Q1 is always fully on. 0 – Partially turn on Q1 for better regulation accuracy when IINDPM is below 700 mA. (default) 1 – Fully turn on Q1 for better efficiency when IINDPM is below 700 mA.
5	ICHG[5]	0	R/W	by REG_RST by Watchdog	640 mA
4	ICHG[4]	1	R/W	by REG_RST by Watchdog	320 mA
3	ICHG[3]	0	R/W	by REG_RST by Watchdog	160 mA
2	ICHG[2]	0	R/W	by REG_RST by Watchdog	80 mA
1	ICHG[1]	0	R/W	by REG_RST by Watchdog	40 mA
0	ICHG[0]	1	R/W	by REG_RST by Watchdog	20 mA

Fast charge current setting  
Default: 340 mA (010001)  
Range: 0 mA (0000001) – 1180 mA (111011), 20 mA/step  
111100: 1290 mA  
111101: 1360 mA  
111100: 1430 mA  
111100: 1500 mA  
I<sub>CHG</sub> 0 mA disables charge.

LEGEND: R/W = Read/Write; R = Read only

### 8.5.4 Precharge and Termination Current Limit Register (Address = 03h) [reset = 12h]

**图 29. REG03 Register**

7	6	5	4	3	2	1	0
0	0	0	1	0	0	1	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 10. REG03 Field Descriptions**

Bit	Field	POR	Type	Reset	Description
7	IPRECHG[3]	0	R/W	by REG_RST by Watchdog	160 mA
6	IPRECHG[2]	0	R/W	by REG_RST by Watchdog	80 mA
5	IPRECHG[1]	0	R/W	by REG_RST by Watchdog	40 mA
4	IPRECHG[0]	1	R/W	by REG_RST by Watchdog	20 mA
3	ITERM[3]	0	R/W	by REG_RST by Watchdog	160 mA
2	ITERM[2]	0	R/W	by REG_RST by Watchdog	80 mA
1	ITERM[1]	1	R/W	by REG_RST by Watchdog	40 mA
0	ITERM[0]	0	R/W	by REG_RST by Watchdog	20 mA

LEGEND: R/W = Read/Write; R = Read only

### 8.5.5 Battery Voltage Limit Register (Address = 04h) [reset = 40h]

图 30. REG04 Register

7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 11. REG04 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	VBATREG[4]	0	R/W	by REG_RST by Watchdog	Battery voltage setting, also called VREG. Default: 4.200 V (01000) 00000 – 3.504 V 00001 – 3.6 V 00010 – 3.696 V 00011 – 3.8V 00100 – 3.904 V 00101 – 4.0 V 00110 – 4.10 V 00111 – 4.15 V 01000 – 4.20 V 01001 - 11111 – 4.30 V - 4.52 V, 10 mV/step 01110 4.35 V, 10011 4.4 V, 11000 4.45 V, 11101 4.5 V
6	VBATREG[3]	1	R/W	by REG_RST by Watchdog	
5	VBATREG[2]	0	R/W	by REG_RST by Watchdog	
4	VBATREG[1]	0	R/W	by REG_RST by Watchdog	
3	VBATREG[0]	0	R/W	by REG_RST by Watchdog	
2	TOPOFF_TIMER[1]	0	R/W	by REG_RST by Watchdog	Top-off timer setting. 00 – Disabled (Default) 01 – 15 minutes 10 – 30 minutes 11 – 45 minutes
1	TOPOFF_TIMER[0]	0	R/W	by REG_RST by Watchdog	
0	VRECHG	0	R/W	by REG_RST by Watchdog	Battery recharge threshold setting. 0 – 120 mV (default) 1 – 210 mV

LEGEND: R/W = Read/Write; R = Read only

### 8.5.6 Charger Control 1 Register (Address = 05h) [reset = 9Eh]

图 31. REG05 Register

7	6	5	4	3	2	1	0
1	0	0	1	1	1	1	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 12. REG05 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	EN_TERM	1	R/W	by REG_RST by Watchdog	Battery charging termination enable. 0 – Disable 1 – Enable (default)
6	Reserved	0	R/W	by REG_RST by Watchdog	
5	WATCHDOG[1]	0	R/W	by REG_RST by Watchdog	Watchdog timer setting. 00 – Disable timer 01 – 40 s (default)
4	WATCHDOG[0]	1	R/W	by REG_RST by Watchdog	10 – 80 s 11 – 160 s
3	EN_TIMER	1	R/W	by REG_RST by Watchdog	Battery charging safety timer enable, including both fast charge and pre-charge timers. Precharge timer is 2 hours. Fast charge timer is set by REG05[2] 0 – Disable 1 – Enable timer (default)
2	CHG_TIMER	1	R/W	by REG_RST by Watchdog	Battery fast charging safety timer setting. 0 – 20 hrs 1 – 10 hrs (default)
1	TREG	1	R/W	by REG_RST by Watchdog	Thermal Regulation Threshold: 0 – 90°C 1 – 110°C (default)
0	JEITA_VSET (45C-60C)	0	R/W	by REG_RST by Watchdog	Battery voltage setting during JEITA warm (T3 - T5, typically 45C - 60C) 0 – Set Charge Voltage to 4.1 V (max) (default) 1 – Set Charge Voltage to VREG

LEGEND: R/W = Read/Write; R = Read only

### 8.5.7 Charger Control 2 Register (Address = 06h) [reset = E6h]

图 32. REG06 Register

7	6	5	4	3	2	1	0
1	1	1	0	0	1	1	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 13. REG06 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	OVP[1]	1	R/W	by REG_RST	VAC OVP threshold during buck mode and boost mode. 00 – 5.85 V 01 – 6.4 V (5-V input) 10 – 11 V (9-V input) 11 – 14.2 V (12-V input) (default)
6	OVP[0]	1	R/W	by REG_RST	
5	BOOSTV[1]	1	R/W	by REG_RST	Boost regulation voltage setting 00 – 4.6 V 01 – 4.75 V 10 – 5.0 V (default) 11 – 5.15 V
4	BOOSTV[0]	0	R/W	by REG_RST	
3	VINDPM[3]	0	R/W	by REG_RST	VINDPM threshold setting Default: 4.5 V (0110) Range: 3.9 V (0000) – 5.4 V (1111) Offset: 3.9 V
2	VINDPM[2]	1	R/W	by REG_RST	
1	VINDPM[1]	1	R/W	by REG_RST	
0	VINDPM[0]	0	R/W	by REG_RST	

LEGEND: R/W = Read/Write; R = Read only

### 8.5.8 Charger Control 3 Register (Address = 07h) [reset = 4Ch]

图 33. REG07 Register

7	6	5	4	3	2	1	0
0	1	0	0	1	1	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 14. REG07 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	IINDET_EN	0	R/W	by REG_RST by Watchdog	Force input source type detection. After the detection is complete, this bit returns to 0. 0 – Not in input current limit detection. (default) 1 – Force input current limit detection when VBUS is present.
6	TMR2X_EN	1	R/W	by REG_RST by Watchdog	Safety timer is slowed by 2X during input DPM, JEITA cool/warm or thermal regulation. 0 – Disable. Safety timer duration is set by REG05[2]. 1 – Safety timer slowed by 2X during input DPM (both V and I) or JEITA cool/warm (except ICHG=100%), or thermal regulation. (default)
5	BATFET_DIS	0	R/W	by REG_RST	BATFET Q4 ON/OFF control. Set this bit to 1 to enter ship mode. To reset the device with adapter present, the host shall set BATFET_RST_WVBUS to 1 and then BATFET_DIS to 1. 0 – Turn on Q4. (default) 1 – Turn off Q4 after t <sub>BATFET_DLY</sub> delay time (REG07[3])
4	BATFET_RST_WVBUS	0	R/W	by REG_RST	Start BATFET full system reset with or without adapter present. 0 – Start BATFET full system reset after adapter is removed from VBUS. (default) 1 – Start BATFET full system reset when adapter is present on VBUS.
3	BATFET_DLY	1	R/W	by REG_RST	Delay from BATFET_DIS (REG07[5]) set to 1 to BATFET turn off during ship mode. 0 – Turn off BATFET immediately when BATFET_DIS bit is set. 1 – Turn off BATFET after t <sub>BATFET_DLY</sub> (typ 10 s) when BATFET_DIS bit is set. (default)
2	BATFET_RST_EN	1	R/W	by REG_RST by Watchdog	Enable BATFET full system reset. The time to start of BATFET full system reset is based on the setting of BATFET_RST_WVBUS bit. 0 – Disable BATFET reset function 1 – Enable BATFET reset function when REG07[5] is also 1. (default)
1	VINDPM_BAT_TRACK[1]	0	R/W	by REG_RST	Sets VINDPM to track BAT voltage. Actual VINDPM is higher of register value and VBAT + VINDPM_BAT_TRACK.
0	VINDPM_BAT_TRACK[0]	0	R/W	by REG_RST	00 – Disable function (VINDPM set by register) (default) 01 – VBAT + 200 mV 10 – VBAT + 250 mV 11 – VBAT + 300 mV

LEGEND: R/W = Read/Write; R = Read only



### 8.5.9 Charger Status 0 Register (Address = 08h)

**图 34. REG08**

7	6	5	4	3	2	1	0
x	x	x	x	x	x	x	x
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 15. REG08 Field Descriptions**

Bit	Field	POR	Type	Reset	Description
7	VBUS_STAT[2]	x	R	NA	VBUS Status register 000 – No input 001 – USB Host SDP (500 mA) → PSEL pin HIGH 011 – Adapter 2.4 A → PSEL pin LOW 111 – boost mode Software current limit is reported in IINDPM register
6	VBUS_STAT[1]	x	R	NA	
5	VBUS_STAT[0]	x	R	NA	
4	CHRG_STAT[1]	x	R	NA	Charging status: 00 – Not Charging 01 – Pre-charge or trickle charge ( $< V_{BATLOWV}$ ) 10 – Fast Charging 11 – Charge Termination
3	CHRG_STAT[0]	x	R	NA	
2	PG_STAT	x	R	NA	Power Good status: 0 – Power Not Good 1 – Power Good
1	THERM_STAT	x	R	NA	0 – Not in thermal regulation 1 – In thermal regulation
0	VSYS_STAT	x	R	NA	0 – Not in VSYSMin regulation (BAT > VSYSMin) 1 – In VSYSMin regulation (BAT < VSYSMin)

LEGEND: R/W = Read/Write; R = Read only

### 8.5.10 Charger Status 1 Register (Address = 09h)

图 35. REG09 Register

7	6	5	4	3	2	1	0
1	x	x	x	x	x	x	x
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 16. REG09 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	WATCHDOG_FAULT	1	R	NA	0 – Normal, device is in host mode, 1 – Watchdog timer expiration, device is in default mode.
6	BOOST_FAULT	x	R	NA	0 – Normal, 1 – Fault detected in boost mode, including VBUS overloaded, or VBUS OVP, or battery is too low (any conditions that we cannot start boost function)
5	CHRG_FAULT[1]	x	R	NA	00 – Normal, 01 – Input fault (VAC OVP or UVLO), 10 – Thermal shutdown, 11 – Charge Safety Timer Expiration
4	CHRG_FAULT[0]	x	R	NA	
3	BAT_FAULT	x	R	NA	0 – Normal, 1 – Battery over voltage.
2	NTC_FAULT[2]	x	R	NA	TS fault in buck mode 000 – Normal, 010 – Warm, 011 – Cool, 101 – Cold, 110 – Hot TS fault in boost mode 000 – Normal, 101 – Cold, 110 – Hot
1	NTC_FAULT[1]	x	R	NA	
0	NTC_FAULT[0]	x	R	NA	

LEGEND: R/W = Read/Write; R = Read only

### 8.5.11 Charger Status 2 Register (Address = 0Ah)

**图 36. REG0A Register**

7	6	5	4	3	2	1	0
x	x	x	x	x	x	0	0
R	R	R	R	R	R	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 17. REG0A Field Descriptions**

Bit	Field	POR	Type	Reset	Description
7	VBUS_GD	x	R	NA	0 – VBUS does not pass poor source detection 1 – VBUS passes poor source detection
6	VINDPM_STAT	x	R	NA	0 – Not in VINDPM 1 – In VINDPM
5	IINDPM_STAT	x	R	NA	0 – Not in IINDPM 1 – In IINDPM
4	BATSNS_STAT	x	R	NA	0 – BATSNS pin is in good connection. Regulation battery voltage through BATSNS pin. 1 – BATSNS pin is open/short. Regulate battery voltage through BAT pin.
3	TOPOFF_ACTIVE	x	R	NA	0 – Top off timer not counting. 1 – Top off timer counting
2	ACOV_STAT	x	R	NA	0 – Not in ACOV 1 – In ACOV
1	VINDPM_INT_MASK	0	R/W	by REG_RST	Allow or block $\overline{\text{INT}}$ pulse assertion to host during VINDPM. 0 – $\overline{\text{INT}}$ is asserted to host during VINDPM (default) 1 – No $\overline{\text{INT}}$ pulse asserted to host during VINDPM
0	IINDPM_INT_MASK	0	R/W	by REG_RST	Allow or block $\overline{\text{INT}}$ pulse assertion to host during IINDPM 0 – $\overline{\text{INT}}$ is asserted to host during IINDPM (default) 1 – No $\overline{\text{INT}}$ pulse asserted to host during IINDPM

LEGEND: R/W = Read/Write; R = Read only

### 8.5.12 Part Information Register (Address = 0Bh)

**图 37. REG0B Register**

7	6	5	4	3	2	1	0
0	0	1	0	1	1	0	0
R/W	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 18. REG0B Field Descriptions**

Bit	Field	POR	Type	Reset	Description
7	REG_RST	0	R/W	NA	Register reset 0 – Keep current register setting (default) 1 – Reset to default register value and reset safety timer. This bit returns to 0 after register reset is completed.
6	PN[3]	0	R	NA	
5	PN[2]	1	R	NA	
4	PN[1]	0	R	NA	
3	PN[0]	1	R	NA	
2	Reserved	1	R	NA	
1	Reserved	0	R	NA	
0	Reserved	0	R	NA	

LEGEND: R/W = Read/Write; R = Read only

### 8.5.13 Charger Control 4 Register (Address = 0Ch) [reset = 75h]

**图 38. REG0C**

7	6	5	4	3	2	1	0
0	1	1	1	0	1	0	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 19. REG0C Field Descriptions**

Bit	Field	POR	Type	Reset	Description
7	JEITA_COOL_ISET [1]	0	R/W	by REG_RST by Watchdog	Fast charge current setting during cool temperature range (T1 - T2), as percentage of ICHG in REG02[5:0]. 00 – No Charge
6	JEITA_COOL_ISET [0]	1	R/W	by REG_RST by Watchdog	01 – 20% of ICHG (default) 10 – 50% of ICHG 11 – 100% of ICHG (safety timer does not become 2X)
5	JEITA_WARM_ISET [1]	1	R/W	by REG_RST by Watchdog	Fast charge current setting during warm temperature range (T3 - T5), as percentage of ICHG in REG02[5:0]. 00 – No Charge
4	JEITA_WARM_ISET [0]	1	R/W	by REG_RST by Watchdog	01 – 20% of ICHG 10 – 50% of ICHG 11 – 100% of ICHG (safety timer does not become 2X) (default)
3	JEITA_VT2 [1]	0	R/W	by REG_RST by Watchdog	00 – VT2% = 70.75% (5.5°C) 01 – VT2% = 68.25% (10°C) (default)
2	JEITA_VT2 [0]	1	R/W	by REG_RST by Watchdog	10 – VT2% = 65.25% (15°C) 11 – VT2% = 62.25% (20°C)
1	JEITA_VT3 [1]	0	R/W	by REG_RST by Watchdog	00 – VT3% = 48.25% (40°C) 01 – VT3% = 44.75% (44.5°C) (default)
0	JEITA_VT3 [0]	1	R/W	by REG_RST by Watchdog	10 – VT3% = 40.75% (50.5°C) 11 – VT3% = 37.75% (54.5°C)

LEGEND: R/W = Read/Write; R = Read only

## 9 Application and Implementation

注

information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

A typical application consists of the device configured as an I<sup>2</sup>C controlled Power Path management device and a single cell battery charger for Li-Ion and Li-polymer batteries used in a wide range of smart phones and other portable devices. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET Q4) between the system and battery. The device also integrates a bootstrap diode for the high-side gate drive.

### 9.2 Typical Application




图 39. BQ25619 Application Diagram with Optional PMOS

See the [BQ25618 BMS024 Evaluation Module User's Guide](#) and [BQ25619 BMS025 Evaluation Module EVM User's Guide](#) for complete schematic and component placement with trace and via locations.

## Typical Application (接下页)

### 9.2.1 Design Requirements

For this design example, use the parameters shown in the table below.

**表 20. Design Parameters**

PARAMETER	VALUE
V <sub>BUS</sub> voltage range	4 V to 13.5 V
Input current limit (REG00[4:0])	2.4 A
Fast charge current limit (REG02[5:0])	1.024 A
Minimum system voltage (REG01[3:1])	3.5 V
Battery regulation voltage (REG04[7:3])	4.2 V

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Inductor Selection

The 1.5-MHz switching frequency allows the use of small inductor and capacitor values to maintain an inductor saturation current higher than the charging current ( $I_{CHG}$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

$$I_{SAT} \geq I_{CHG} + (1/2) I_{RIPPLE} \quad (3)$$

The inductor ripple current depends on the input voltage ( $V_{VBUS}$ ), the duty cycle ( $D = V_{BAT}/V_{VBUS}$ ), the switching frequency ( $f_s$ ) and the inductance ( $L$ ).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{f_s \times L} \quad (4)$$

The maximum inductor ripple current occurs when the duty cycle ( $D$ ) is 0.5 or approximately 0.5. Usually inductor ripple is designed in the range between 20% and 40% maximum charging current as a trade-off between inductor size and efficiency for a practical design.

For compact solution size and efficiency at high current, 1  $\mu$ H inductor is recommended. To achieve better light load efficiency during boost mode (output current below 500mA), the device also supports 2.2  $\mu$ H inductor with 10  $\mu$ F (min) cap on system.

#### 9.2.2.2 Input Capacitor and Resistor

Design input capacitance to provide enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current  $I_{CIN}$  occurs where the duty cycle is closest to 50% and can be estimated using 公式 5.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)} \quad (5)$$

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high-side MOSFET and source of the low-side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. A rating of 25-V or higher capacitor is preferred for 12-V input voltage. Capacitance of minimum 10  $\mu$ F is suggested for typical of 1.5-A charging current.

During high current output over 700 mA in boost mode, a 10 k $\Omega$  pull-down resistor on V<sub>BUS</sub> is recommended to keep V<sub>BUS</sub> low in case Q1 BLKFET leakage gets high.

#### 9.2.2.3 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. 公式 6 shows the output capacitor RMS current  $I_{COUT}$  calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE} \quad (6)$$

The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_O = \frac{V_{OUT}}{8LCfs^2} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right) \quad (7)$$

At certain input and output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.

The charger device has internal loop compensation optimized for >10-μF ceramic output capacitance. The preferred ceramic capacitor is 10-V rating, X7R or X5R.

### 9.3 Application Curves




图 40. VBUS Plugged In and Unplugged with Boost Mode Disabled




图 41. VBUS Plugged In with Boost Mode Enabled




图 42. VBUS Unplugged with Boost Mode Enabled









图 43. Power Up with Charge Disabled



## Application Curves (接下页)



## 10 Power Supply Recommendations

In order to provide an output voltage on SYS, the battery charger device requires a power supply between 4 V and 13.5 V input with at least 100-mA current rating connected to VBUS and a single-cell Li-Ion battery with voltage  $> V_{BATUVLO}$  connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter of the charger to provide maximum output power to SYS.

## 11 Layout


### 11.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see [图 49](#)) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

1. Place input capacitor as close as possible to PMID pin and GND pin connections and use shortest copper trace connection or GND plane. Add 1 nF small size (such as 0402 or 0201) decoupling cap for high frequency noise filter and EMI improvement.
2. Place inductor input pin to SW pin as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
3. Put output capacitor near to the inductor and the device. Ground connections need to be tied to the IC ground with a short copper trace connection or GND plane.
4. Route analog ground separately from power ground. Connect analog ground and connect power ground separately. Connect analog ground and power ground together using thermal pad as the single ground connection point. Or using a 0-Ω resistor to tie analog ground to power ground.
5. Use single ground connection to tie charger power ground to charger analog ground. Just beneath the device. Use ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling.
6. Place decoupling capacitors next to the IC pins and make trace connection as short as possible.
7. It is critical that the exposed thermal pad on the backside of the device package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
8. Ensure that the number and sizes of vias allow enough copper for a given current path.

See the [BQ25618 BMS024 Evaluation Module User's Guide](#) and [BQ25619 BMS025 Evaluation Module EVM User's Guide](#) for the recommended component placement with trace and via locations. For the VQFN information, refer to [Quad Flatpack No-Lead Logic Packages Application Report](#) and [QFN and SON PCB Attachment Application Report](#).

### 11.2 Layout Example



**图 49. High Frequency Current Path**

## Layout Example (接下页)




图 50. Layout Example

## 12 器件和文档支持

### 12.1 器件支持

#### 12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 12.2 文档支持

#### 12.2.1 相关文档

请参阅如下相关文档：

- 《BQ25619 BMS025 评估模块用户指南》
- 《BQ25618 BMS024 评估模块用户指南》

### 12.3 相关链接

下表列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件，以及申请样片或购买产品的快速链接。

表 21. 相关链接

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
BQ25618	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>
BQ25619	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>

### 12.4 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 12.5 支持资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 12.6 商标

E2E is a trademark of Texas Instruments.

### 12.7 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 12.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ25618YFFR	ACTIVE	DSBGA	YFF	30	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25618	<a href="#">Samples</a>
BQ25618YFFT	ACTIVE	DSBGA	YFF	30	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25618	<a href="#">Samples</a>
BQ25619RTWR	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ25619	<a href="#">Samples</a>
BQ25619RTWT	ACTIVE	WQFN	RTW	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ25619	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25618YFFR	DSBGA	YFF	30	3000	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1
BQ25618YFFT	DSBGA	YFF	30	250	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1
BQ25619RTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ25619RTWT	WQFN	RTW	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25618YFFR	DSBGA	YFF	30	3000	182.0	182.0	20.0
BQ25618YFFT	DSBGA	YFF	30	250	182.0	182.0	20.0
BQ25619RTWR	WQFN	RTW	24	3000	367.0	367.0	35.0
BQ25619RTWT	WQFN	RTW	24	250	210.0	185.0	35.0

RTW (S-PWQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



4206244/C 07/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.

RTW (S-PWQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206249-5/P 05/15

NOTES: A. All linear dimensions are in millimeters

RTW (S-PWQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



YFF0030



## PACKAGE OUTLINE

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



D: Max = 2.392 mm, Min = 2.332 mm

E: Max = 1.992 mm, Min = 1.931 mm

4219433/A 03/2016

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YFF0030

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:25X



SOLDER MASK DETAILS  
NOT TO SCALE

4219433/A 03/2016

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

## EXAMPLE STENCIL DESIGN

YFF0030

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:30X

4219433/A 03/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## 重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司