



CSP-6

Check for Samples: TPS62619, TPS62612, TPS62615, TPS62616

FEATURES

- 90% Efficiency at 6MHz Operation
- 31μA Quiescent Current
- Wide V_{IN} Range From 2.3V to 5.5V
- 6MHz Regulated Frequency Operation
- Best in Class Load and Line Transient
- ±2% Total DC Voltage Accuracy
- Automatic PFM/PWM Mode Switching
- Low Ripple Light-Load PFM Mode
- >50dB V_{IN} PSRR (1kHz to 10kHz)
- Internal Soft-Start, 100-μs Start-Up Time
- Integrated Active Power-Down Sequencing (Optional)
- Three Surface-Mount External Components Required (One 0603 MLCC Inductor, Two 0402 Ceramic Capacitors)
- Complete Sub 0.4-mm Component Profile Solution
- Total Solution Size <10 mm²
- Available in a 6-Pin NanoFree[™] (CSP)
 Ultra-Thin Packaging

APPLICATIONS

- Cell Phones, Smart-Phones
- WLAN, GPS and Bluetooth[™] Applications
- DTV Tuner Applications
- DC/DC Micro Modules




Figure 1. Smallest Solution Size Application

DESCRIPTION

The TPS6261x device is a high-frequency synchronous step-down dc-dc converter optimized for battery-powered portable applications. Intended for low-power applications, the TPS6261x supports up to 350-mA load current, and allows the use of low cost chip inductor and capacitors.

With a wide input voltage range of 2.3V to 5.5V, the device supports applications powered by Li-Ion batteries with extended voltage range. Different fixed voltage output versions are available from 1.2V to 2.3V.

The TPS6261x operates at a regulated 6-MHz switching frequency and enters the power-save mode operation at light load currents to maintain high efficiency over the entire load current range.

The PFM mode extends the battery life by reducing the quiescent current to $31\mu A$ (typ) during light load operation. For low-frequency noise-sensitive applications, the device can be forced into fixed frequency PWM mode by pulling the MODE pin high. These features, combined with high PSRR and AC load regulation performance, make this device suitable to replace a linear regulator to obtain better power conversion efficiency.

The TPS6261x is available in an 6-pin thin chip-scale package (CSP, 0.4mm max. height).




Figure 2. Efficiency vs. Load Current

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments. Bluetooth is a trademark of Bluetooth SIG, Inc.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

| TA | PART NUMBER | OUTPUT VOLTAGE | DEVICE SPECIFIC FEATURE | ORDERING ^{(2) (3)} | PACKAGE MARKING CHIP CODE |
|---------------|-------------------------|-------------------|----------------------------|-----------------------------|---------------------------------|
| | TPS62619 | 1.8V | | TPS62619YFD | GD |
| | TPS62612 | 1.5V | | TPS62612YFD | NA |
| -40°C to 85°C | TPS62615 | 1.2V | | TPS62615YFD | NC |
| | TPS62616 | 2.15V | | TPS62616YFD | QD |
| | TPS62617 ⁽⁴⁾ | 1.3V | | TPS62617YFD | |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) The YFD package is available in tape and reel. Add a R suffix (e.g. TPS62619YFDR) to order quantities of 3000 parts. Add a T suffix (e.g. TPS62619YFDT) to order quantities of 250 parts.
- (3) Internal tap points are available to facilitate output voltages in 25mV increments.
- (4) Product preview.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

| | | UNIT |
|----------------------|--|----------------------------------|
| | Voltage at VIN, SW ⁽²⁾ | –0.3 V to 7 V |
| V _I | Voltage at FB ⁽²⁾ | −0.3 V to 3.6 V |
| | Voltage at EN, MODE (2) | -0.3 V to V _I + 0.3 V |
| Io | Peak output current | 350 mA |
| | Power dissipation | Internally limited |
| T _A | Operating temperature range ⁽³⁾ | -40°C to 85°C |
| T _J (max) | Maximum operating junction temperature | 150°C |
| T _{stg} | Storage temperature range | −65°C to 150°C |
| | Human body model | 2 kV |
| ESD rating (4) | Charge device model | 1 kV |
| | Machine model | 200 V |

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A(max)}) is dependent on the maximum operating junction temperature (T_{J(max)}), the maximum power dissipation of the device in the application (P_{D(max)}), and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(max)} = T_{J(max)} (θ_{JA} X P_{D(max)}). To achieve optimum performance, it is recommended to operate the device with a maximum junction temperature of 105°C.
- (4) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin. The machine model is a 200-pF capacitor discharged directly into each pin.

DISSIPATION RATINGS(1)

| PACKAGE | R _{θJA} ⁽²⁾ | R _{θJB} ⁽²⁾ | POWER RATING T _A ≤ 25°C | DERATING FACTOR ABOVE T _A = 25°C | |
|---------|---------------------------------|---------------------------------|---------------------------------------|--|--|
| YFD-6 | 125°C/W | 53°C/W | 800mW | 8mW/°C | |

- (1) Maximum power dissipation is a function of $T_J(max)$, θ_{JA} and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = [T_J(max) T_A] / \theta_{JA}$.
- (2) This thermal data is measured with high-K board (4 layers board according to JESD51-7 JEDEC standard).



ELECTRICAL CHARACTERISTICS

Minimum and maximum values are at $V_I = 2.3V$ to 5.5V, $V_O = 1.8V$, EN = 1.8V, AUTO mode and $T_A = -40$ °C to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at $V_I = 3.6V$, $V_O = 1.8V$, EN = 1.8V, AUTO mode and $T_A = 25$ °C (unless otherwise noted).

| | PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|----------------------------------|---|-----------------------|-----------|-----------------------|-----------|
| SUPPLY | CURRENT | | | | | | |
| VI | Input voltage range | | | 2.3 | | 5.5 | V |
| | | | I _O = 0mA. Device not switching | | 31 | 55 | μΑ |
| IQ | Operating quiescent c | urrent | I _O = 0mA, PWM mode | | 6.6 | | mA |
| I _(SD) | Shutdown current | | EN = GND | | 0.2 | 1 | μΑ |
| UVLO | Undervoltage lockout | threshold | | | 2.05 | 2.1 | V |
| ENABLE, | , MODE | | | | | | |
| V _{IH} | High-level input voltag | е | | 1.0 | | | V |
| V _{IL} | Low-level input voltage | Э | | | | 0.4 | ٧ |
| I _{lkg} | Input leakage current | | Input connected to GND or VIN | | 0.01 | 1 | μА |
| POWER S | SWITCH | | | | | | |
| | | TPS62612 | V _I = V _(GS) = 3.6V. PWM mode | | 480 | | mΩ |
| r _{DS(on)} | P-channel MOSFET | TPS62615 TPS62617 TPS62619 | V _I = V _(GS) = 2.5V. PWM mode | | 640 | | mΩ |
| DO(011) | on resistance | | $V_1 = V_{(GS)} = 3.6V$. PWM mode | | 270 | | mΩ |
| | | TPS62616 | $V_1 = V_{(GS)} = 2.5V$. PWM mode | | 350 | | mΩ |
| I _{lkg} | P-channel leakage cui | rent, PMOS | $V_{(DS)} = 5.5V, -40^{\circ}C \le T_{J} \le 85^{\circ}C$ | | | 1 | μА |
| ing | N channel MOSEET | | $V_1 = V_{(GS)} = 3.6V$. PWM mode | | 140 | | mΩ |
| r _{DS(on)} | on resistance | TPS6261x | $V_1 = V_{(GS)} = 2.5V$. PWM mode | | 200 | | mΩ |
| I _{lkg} | N-channel leakage cu | rrent, NMOS | $V_{(DS)} = 5.5V, -40^{\circ}C \le T_{J} \le 85^{\circ}C$ | | | 1 | μА |
| r _{DIS} | Discharge resistor for power-down sequence | | (CO) | | 15 | 50 | Ω |
| | P-MOS current limit | | 2.3V ≤ V _I ≤ 4.8V. Open loop | 850 | 1100 | 1200 | mA |
| | Thermal shutdown | | | | 140 | | °C |
| | Thermal shutdown hys | steresis | | | 10 | | °C |
| OSCILLA | ATOR | | - | + | | | |
| f _{SW} | Oscillator frequency | TPS6261x | I _O = 0mA. PWM mode | 5.4 | 6 | 6.6 | MHz |
| OUTPUT | | | 1 - 2 | + | | | |
| | | | $2.3V \le V_1 \le 2.5V$, $0mA \le I_O \le 200$ mA $2.5V \le V_1 \le 2.9V$, $0mA \le I_O \le 300$ mA $2.9V \le V_1 \le 4.8V$, $0mA \le I_O \le 350$ mA PFM/PWM operation | 0.98×V _{NOM} | V_{NOM} | 1.03×V _{NOM} | V |
| | Regulated DC output voltage | TPS62612 TPS62615 | $2.9V \le V_1 \le 5.5V$, $0mA \le I_0 \le 350 mA$ PFM/PWM operation | 0.98×V _{NOM} | V_{NOM} | 1.04×V _{NOM} | ٧ |
| V _(OUT) | | TPS62617 TPS62619 | $2.3V \le V_1 \le 2.5V$, $0mA \le I_0 \le 200$ mA $2.5V \le V_1 \le 2.9V$, $0mA \le I_0 \le 300$ mA $2.9V \le V_1 \le 4.8V$, $0mA \le I_0 \le 350$ mA PWM operation | 0.98×V _{NOM} | V_{NOM} | 1.02×V _{NOM} | ٧ |
| | Line regulation | | $V_1 = V_O + 0.5V$ (min 2.3V) to 5.5V, $I_O = 200$ mA | | 0.13 | | %/V |
| | Load regulation | | I _O = 0mA to 350 mA | | -0.0002 | | %/mA |
| | Feedback input resista | ance | | | 480 | | kΩ |
| | Power-save mode | TPS62619 | I _O = 1mA | | 18 | | mV_{PP} |
| ΔV_{O} | ripple voltage | TPS62615 | I _O = 1mA | 22 | | | mV_{PP} |
| PSRR | Power Supply Rejection Ratio | TPS62619 | f = 10kHz, I _O = 150mA. PWM mode | | 50 | | dB |
| | Start-up time | TPS62619 | $I_{O} = 0$ mA, Time from active EN to V_{O} | | 96 | | μS |




PIN ASSIGNMENTS



TERMINAL FUNCTIONS


| TER | MINAL | 1/0 | DESCRIPTION |
|------|-------|-----|--|
| NAME | NO. | 1/0 | DESCRIPTION |
| FB | C1 | I | Output feedback sense input. Connect FB to the converter's output. |
| VIN | A2 | I | Power supply input. |
| SW | B1 | I/O | This is the switch pin of the converter and is connected to the drain of the internal Power MOSFETs. |
| EN | B2 | I | This is the enable pin of the device. Connecting this pin to ground forces the device into shutdown mode. Pulling this pin to V_I enables the device. This pin must not be left floating and must be terminated. |
| | | | This is the mode selection pin of the device. This pin must not be left floating and must be terminated. |
| MODE | A1 | I | MODE = LOW: The device is operating in regulated frequency pulse width modulation mode (PWM) at high-load currents and in pulse frequency modulation mode (PFM) at light load currents. |
| | | | MODE = HIGH: Low-noise mode enabled, regulated frequency PWM operation forced. |
| GND | C2 | - | Ground pin. |

FUNCTIONAL BLOCK DIAGRAM





PARAMETER MEASUREMENT INFORMATION



List of components:


- L = MURATA LQM21PN1R0MC0
- $C_1 = MURATA GRM155R60J475M (4.7 \mu F, 6.3 V, 0402, X5R)$
- $C_O = MURATA GRM155R60J475M (4.7 \mu F, 6.3 V, 0402, X5R)$




TYPICAL CHARACTERISTICS

Table of Graphs


| | | | FIGURE |
|---------------------|---------------------------------------|------------------|-------------------------------|
| | - Filinian av | vs Load current | 3, 4, 5 |
| η | Efficiency | vs Input voltage | 6 |
| | Peak-to-peak output ripple voltage | vs Load current | 7, 8 |
| | Combined line/load transient response | | 9, 10 |
| | Load transient response | | 11, 12, 13, 14, 15, 16, 17 |
| | AC load transient response | | 18 |
| Vo | DC output voltage | vs Load current | 19, 20 |
| | PFM/PWM boundaries | vs Input voltage | 21 |
| IQ | Quiescent current | vs Input voltage | 22 |
| | PWM switching frequency | vs Input voltage | 23 |
| f _s | PFM switching frequency | vs Load current | 24 |
| _ | P-channel MOSFET r _{DS(on)} | vs Input voltage | 25 |
| r _{DS(on)} | N-channel MOSFET r _{DS(on)} | vs Input voltage | 26 |
| | PWM operation | | 27 |
| | Power-save mode operation | | 28 |
| | Mode change response | | 29, 30 |
| | Start-up | | 31 |
| PSRR | Power supply rejection ratio | vs. Frequency | 32 |
| | Spurious output noise (PFM mode) | vs. Frequency | 33 |
| | Spurious output noise (PWM mode) | vs. Frequency | 34 |






Submit Documentation Feedback







EFFICIENCY

Figure 6.

PEAK-TO-PEAK OUTPUT RIPPLE VOLTAGE vs LOAD CURRENT




Figure 7.

PEAK-TO-PEAK OUTPUT RIPPLE VOLTAGE




Figure 8.



COMBINED LINE/LOAD TRANSIENT RESPONSE




Figure 9.

COMBINED LINE/LOAD TRANSIENT RESPONSE





Figure 10.

LOAD TRANSIENT RESPONSE IN PFM/PWM OPERATION



LOAD TRANSIENT RESPONSE IN PFM/PWM OPERATION





Figure 12.





LOAD TRANSIENT RESPONSE IN

Figure 13.




Figure 14.




Figure 15.




Figure 16.






Figure 17.




Figure 18.





Figure 19.



Submit Documentation Feedback






Figure 21.




Figure 23.




Figure 22.






Figure 24.







t - Time - 50 ns/div Figure 27.




Figure 26.




Figure 28.





MODE - 2 V and V and V and V and V are V and V and V are V and V and V are V are V and V are V and V are V are V and V are V are V and V are V and V are V are V and V are V are V and V are V and V are V are V and V are V are V and V are V and V are V are V and V are V are V and V are V and V are V are V and V are V are V and V are V and V are V are V and V are V are V and V are V and V are V are V and V are V are V and V are V and V are V are V and V are V are V and V are V and V are V are V and V are V are V and V are V and V are V are V and V are V are V and V are V and V are V are V and V are V are V and V are V and V are V are V and V are V are V are V are V and V are V are V are V are V and V are V are V and V are V and V are V are V are V are V are V and V are V and V are V are V are V are V and V are V are V are V are V and V are V are V and V are V are V are V are V and V are V are V and V are V and V are V

MODE CHANGE RESPONSE





Figure 29.





POWER SUPPLY REJECTION RATIO






Figure 31.






Figure 33.




Figure 34.



DETAILED DESCRIPTION

OPERATION

The TPS6261x is a synchronous step-down converter typically operates at a regulated 6-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the TPS6261x converter operates in power-save mode with pulse frequency modulation (PFM).

The converter uses a unique frequency locked ring oscillating modulator to achieve best-in-class load and line response and allows the use of tiny inductors and small ceramic input and output capacitors. At the beginning of each switching cycle, the P-channel MOSFET switch is turned on and the inductor current ramps up rising the output voltage until the main comparator trips, then the control logic turns off the switch.

One key advantage of the non-linear architecture is that there is no traditional feed-back loop. The loop response to change in V_O is essentially instantaneous, which explains the transient response. The absence of a traditional, high-gain compensated linear loop means that the TPS6261x is inherently stable over a range of L and C_O .

Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency lock loop (FLL) holds the switching frequency constant over a large range of operating conditions.

Combined with best in class load and line transient response characteristics, the low quiescent current of the device (ca. 31μ A) allows to maintain high efficiency at light load, while preserving fast transient response for applications requiring tight output regulation.

Using the YFD package allows for a low profile solution size (0.4mm max height, including external components). The recommended external components are stated within the application information. The maximum output current is 350mA when these specific low profile external components are used.

SWITCHING FREQUENCY

The magnitude of the internal ramp, which is generated from the duty cycle, reduces for duty cycles either set of 50%. Thus, there is less overdrive on the main comparator inputs which tends to slow the conversion down. The intrinsic maximum operating frequency of the converter is about 10MHz to 12MHz, which is controlled to circa. 6MHz by a frequency locked loop.

When high or low duty cycles are encountered, the loop runs out of range and the conversion frequency falls below 6MHz. The tendency is for the converter to operate more towards a "constant inductor peak current" rather than a "constant frequency". In addition to this behavior which is observed at high duty cycles, it is also noted at low duty cycles.

When the converter is required to operate towards the 6MHz nominal at extreme duty cycles, the application can be assisted by decreasing the ratio of inductance (L) to the output capacitor's equivalent serial inductance (ESL). This increases the *ESL* step seen at the main comparator's feed-back input thus decreasing its propagation delay, hence increasing the switching frequency.

POWER-SAVE MODE

If the load current decreases, the converter will enter Power Save Mode operation automatically. During power-save mode the converter operates in discontinuous current (DCM) single-pulse PFM mode, which produces low output ripple compared with other PFM architectures.

When in power-save mode, the converter resumes its operation when the output voltage trips below the nominal voltage. It ramps up the output voltage with a minimum of one pulse and goes into power-save mode when the inductor current has returned to a zero steady state. The PFM on-time varies inversely proportional to the input voltage and proportional to the output voltage giving the regulated switching frequency when in steady-state.

PFM mode is left and PWM operation is entered as the output current can no longer be supported in PFM mode. As a consequence, the DC output voltage is typically positioned ca. 0.5% above the nominal output voltage and the transition between PFM and PWM is seamless.




Figure 35. Operation in PFM Mode and Transfer to PWM Mode

MODE SELECTION

The MODE pin allows to select the operating mode of the device. Connecting this pin to GND enables the automatic PWM and power-save mode operation. The converter operates in regulated frequency PWM mode at moderate to heavy loads and in the PFM mode during light loads, which maintains high efficiency over a wide load current range.

Pulling the MODE pin high forces the converter to operate in the PWM mode even at light load currents. The advantage is that the converter operates with a fixed frequency that allows simple filtering of the switching frequency for low frequency noise-sensitive applications. In this mode, the efficiency is lower compared to the power-save mode during light loads.

For additional flexibility, it is possible to switch from power-save mode to forced PWM mode during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements.

ENABLE

The device starts operation when EN is set high and starts up with the soft start as previously described. For proper operation, the EN pin must be terminated and must not be left floating.

Pulling the EN pin low forces the device into shutdown, with a shutdown quiescent current of typically $0.1\mu A$. In this mode, the P and N-channel MOSFETs are turned off, the internal resistor feedback divider is disconnected, and the entire internal-control circuitry is switched off.

SOFT START

The TPS6261x has an internal soft-start circuit that limits the inrush current during start-up. This limits input voltage drops when a battery or a high-impedance power source is connected to the input of the converter.

The soft-start system progressively increases the on-time from a minimum pulse-width of 35ns as a function of the output voltage. This mode of operation continues for c.a. $100\mu s$ after enable. Should the output voltage not have reached its target value by this time, such as in the case of heavy load, the soft-start transitions to a second mode of operation.

The converter then operates in a current limit mode, specifically the P-MOS current limit is set to half the nominal limit, and the N-channel MOSFET remains on until the inductor current has reset. After a further 100 μ s, the device ramps up to the full current limit operation if the output voltage has risen above 0.5V (approximately). Therefore, the start-up time mainly depends on the output capacitor and load current.



OUTPUT CAPACITOR DISCHARGE

The TPS6261x device can actively discharge the output capacitor when it turns off. The integrated discharge resistor has a typical resistance of 15 Ω . The required time to discharge the output capacitor at the output node depends on load current and the output capacitance value.

UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit prevents the device from misoperation at low input voltages. It prevents the converter from turning on the switch or rectifier MOSFET under undefined conditions. The TPS6261x device have a UVLO threshold set to 2.05V (typical). Fully functional operation is permitted down to 2.1V input voltage.

SHORT-CIRCUIT PROTECTION

The TPS6261x integrates a P-channel MOSFET current limit to protect the device against heavy load or short circuits. When the current in the P-channel MOSFET reaches its current limit, the P-channel MOSFET is turned off and the N-channel MOSFET is turned on. The regulator continues to limit the current on a cycle-by-cycle basis.

As soon as the output voltage falls below ca. 0.4V, the converter current limit is reduced to half of the nominal value. Because the short-circuit protection is enabled during start-up, the device does not deliver more than half of its nominal current limit until the output voltage exceeds approximately 0.5V. This needs to be considered when a load acting as a current sink is connected to the output of the converter.

THERMAL SHUTDOWN

As soon as the junction temperature, T_J, exceeds typically 140°C, the device goes into thermal shutdown. In this mode, the P- and N-channel MOSFETs are turned off. The device continues its operation when the junction temperature again falls below typically 130°C.



APPLICATION INFORMATION

INDUCTOR SELECTION

The TPS6261x series of step-down converters have been optimized to operate with an effective inductance value in the range of 0.3μ H to 1.8μ H and with output capacitors in the range of 4.7μ F to 10μ F. The internal compensation is optimized to operate with an output filter of L = 0.47μ H and C_O = 4.7μ F. Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. For more details, see the *CHECKING LOOP STABILITY* section.

The inductor value affects its peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple and the efficiency. The selected inductor has to be rated for its dc resistance and saturation current. The inductor ripple current (ΔI_1) decreases with higher inductance and increases with higher V_1 or V_0 .

$$\Delta I_{L} = \frac{V_{O}}{V_{I}} \times \frac{V_{I} - V_{O}}{L \times f_{SW}} \qquad \qquad \Delta I_{L(MAX)} = I_{O(MAX)} + \frac{\Delta I_{L}}{2}$$

with: f_{SW} = switching frequency (6 MHz typical)

L = inductor value

 ΔI_{l} = peak-to-peak inductor ripple current

$$I_{L(MAX)} = maximum inductor current$$
 (1)

In high-frequency converter applications, the efficiency is essentially affected by the inductor AC resistance (i.e. quality factor) and to a smaller extent by the inductor DCR value. To achieve high efficiency operation, care should be taken in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total losses of the coil consist of both the losses in the DC resistance (DC) and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

The following inductor series from different suppliers have been used with the TPS6261x converters.

Table 1. List of Inductors

| MANUFACTURER | SERIES | DIMENSIONS (in mm) | | |
|--------------|-----------------------------|------------------------------|--|--|
| | LQM21PNR47MC0 | 2.0 x 1.2 x 0.55 max. height | | |
| | LQM21PN1R0MC0 | 2.0 x 1.2 x 0.55 max. height | | |
| | LQM21PN1R5MC0 | 2.0 x 1.2 x 0.55 max. height | | |
| MURATA | LQM21P-SAMPLE02 | 2.0 x 1.2 x 0.4 max. height | | |
| MOTOTIT | | 1.6 x 0.8 x 0.55 max. height | | |
| | LQM18PN1R5-B35- SAMPLE01 | 1.6 x 0.8 x 0.4 max. height | | |
| | | 1.6 x 0.8 x 0.33 max. height | | |
| TAIYO YUDEN | BRC1608T1R0 | 1.6 x 0.8 x 0.9 max. height | | |
| TAITO TUDEN | BRC1608T1R5 | 1.6 x 0.8 x 0.9 max. height | | |
| TDK | MLP2012SR82T | 2.0 x 1.2 x 0.55 max. height | | |



OUTPUT CAPACITOR SELECTION

The advanced fast-response voltage mode control scheme of the TPS6261x allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. For best performance, the device should be operated with a minimum effective output capacitance of 1.6µF. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage step caused by the output capacitor ESL and the ripple current flowing through the output capacitor impedance.

At light loads, the output capacitor limits the output ripple voltage and provides holdup during large load transitions. A $4.7\mu F$ capacitor typically provides sufficient bulk capacitance to stabilize the output during large load transitions. The typical output voltage ripple is 1% of the nominal output voltage V_O .

The output voltage ripple during PFM mode operation can be kept very small. The PFM pulse is time controlled, which allows to modify the charge transferred to the output capacitor by the value of the inductor. The resulting PFM output voltage ripple and PFM frequency depend in first order on the size of the output capacitor and the inductor value. The PFM frequency decreases with smaller inductor values and increases with larger once. Increasing the output capacitor value and the effective inductance will minimize the output ripple voltage.

INPUT CAPACITOR SELECTION

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required to prevent large voltage transients that can cause misbehavior of the device or interferences with other circuits in the system. For most applications, a 2.2- μ F capacitor is sufficient. If the application exhibits a noisy or erratic switching frequency, the remedy will probably be found by experimenting with the value of the input capacitor.

Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. Additional "bulk" capacitance (electrolytic or tantalum) should in this circumstance be placed between C_l and the power source lead to reduce ringing than can occur between the inductance of the power source leads and C_l .

CHECKING LOOP STABILITY

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:

- Switching node, SW
- Inductor current, I₁
- Output ripple voltage, V_{O(AC)}

These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

As a next step in the evaluation of the regulation loop, the load transient response is tested. The time between the application of the load transient and the turn on of the P-channel MOSFET, the output capacitor must supply all of the current required by the load. V_O immediately shifts by an amount equal to $\Delta I_{(LOAD)}$ x ESR, where ESR is the effective series resistance of C_O . $\Delta I_{(LOAD)}$ begins to charge or discharge C_O generating a feedback error signal used by the regulator to return V_O to its steady-state value. The results are most easily interpreted when the device operates in PWM mode.

During this recovery time, V_O can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin.

Because the damping factor of the circuitry is directly related to several resistive parameters (e.g., MOSFET $r_{DS(on)}$) that are temperature dependant, the loop stability analysis has to be done over the input voltage range, load current range, and temperature range.



LAYOUT CONSIDERATIONS

As for all switching power supplies, the layout is an important step in the design. High-speed operation of the TPS6261x devices demand careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability and switching frequency issues as well as EMI problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths.

The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor. In order to get an optimum *ESL* step, the output voltage feedback point (FB) should be taken in the output capacitor path, approximately 1mm away for it. The feed-back line should be routed away from noisy components and traces (e.g. SW line).





Figure 36. Suggested Layout (Top)



APPLICATION CIRCUITS

The following are example circuits.



L = muRata LQM21PN1R0MC0 C_i = muRata GRM155R60J225ME15 C_o = muRata GRM155R60J475M

Figure 37. 1.8V Power Rail Featuring Very Low Noise Performance




Figure 39.



SPURIOUS OUTPUT NOISE (PWM MODE) vs. FREQUENCY




Figure 40.



THERMAL INFORMATION

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependant issues such as thermal coupling, airflow, added heat sinks, and convection surfaces, and the presence of other heat-generating components, affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:


- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB
- · Introducing airflow into the system

The maximum recommended junction temperature (T_J) of the TPS6261x devices is 105°C. The thermal resistance of the 6-pin CSP package (YFD-6) is $R_{\theta JA} = 125$ °C/W. Regulator operation is specified to a maximum steady-state ambient temperature T_A of 85°C. Therefore, the maximum power dissipation is about 160 mW.

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_{A}}{R_{\theta JA}} = \frac{105^{\circ}C - 85^{\circ}C}{125^{\circ}C/W} = 160 \text{mW}$$
(2)

PACKAGE SUMMARY

CHIP SCALE PACKAGE (BOTTOM VIEW)



CHIP SCALE PACKAGE (TOP VIEW)



Code:

- YM Year Month date Code
- S Assembly site code
- CC— Chip code
- LLLL Lot trace code

CHIP SCALE PACKAGE DIMENSIONS

The TPS6261x device is available in an 6-bump chip scale package (YFD, NanoFree™). The package dimensions are given as:

- $D = 1.30 \pm 0.03 \text{ mm}$
- E = 0.926 ±0.03 mm



REVISION HISTORY

| Changes from Original (November 2009) to Revision A | | | | | | | | | | Page | | |
|---|--|--|---------------------|--------------|--------|--|-------|--|--|------|--|--|
| 01 | | | (TD000040 TD000040 | L TD000040.4 | "" ' " | | ". "" | | | | | |

Changed device status of TPS62619, TPS62612, and TPS62616 from "Product Preview" to "Production" and added package marking chip code for TPS62616 in the Ordering Information table.





10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|---|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| TPS62612YFDR | ACTIVE | DSBGA | YFD | 6 | 3000 | RoHS & Green | (6) SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (NA, OD) | |
| 1F3020121FDR | ACTIVE | DSBGA | ורט | 0 | 3000 | KUHS & GIEEH | SNAGCU | Level-1-200C-UNLIM | -40 10 65 | (NA, OD) | Samples |
| TPS62612YFDT | ACTIVE | DSBGA | YFD | 6 | 250 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (NA, OD) | Samples |
| TPS62615YFDR | ACTIVE | DSBGA | YFD | 6 | 3000 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | NC | Samples |
| TPS62615YFDT | ACTIVE | DSBGA | YFD | 6 | 250 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | NC | Samples |
| TPS62616YFDR | ACTIVE | DSBGA | YFD | 6 | 3000 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (OD, QD) | Samples |
| TPS62616YFDT | ACTIVE | DSBGA | YFD | 6 | 250 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (OD, QD) | Samples |
| TPS62619YFDR | ACTIVE | DSBGA | YFD | 6 | 3000 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (GD, OD) | Samples |
| TPS62619YFDT | ACTIVE | DSBGA | YFD | 6 | 250 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | (GD, OD) | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2020


TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS62612YFDR | DSBGA | YFD | 6 | 3000 | 180.0 | 8.4 | 1.03 | 1.53 | 0.56 | 4.0 | 8.0 | Q1 |
| TPS62612YFDT | DSBGA | YFD | 6 | 250 | 180.0 | 8.4 | 1.03 | 1.53 | 0.56 | 4.0 | 8.0 | Q1 |
| TPS62615YFDR | DSBGA | YFD | 6 | 3000 | 180.0 | 8.4 | 1.03 | 1.53 | 0.56 | 4.0 | 8.0 | Q1 |
| TPS62615YFDT | DSBGA | YFD | 6 | 250 | 180.0 | 8.4 | 1.03 | 1.53 | 0.56 | 4.0 | 8.0 | Q1 |
| TPS62616YFDR | DSBGA | YFD | 6 | 3000 | 180.0 | 8.4 | 1.03 | 1.53 | 0.56 | 4.0 | 8.0 | Q1 |
| TPS62616YFDT | DSBGA | YFD | 6 | 250 | 180.0 | 8.4 | 1.03 | 1.53 | 0.56 | 4.0 | 8.0 | Q1 |
| TPS62619YFDR | DSBGA | YFD | 6 | 3000 | 180.0 | 8.4 | 1.03 | 1.53 | 0.56 | 4.0 | 8.0 | Q1 |
| TPS62619YFDT | DSBGA | YFD | 6 | 250 | 180.0 | 8.4 | 1.03 | 1.53 | 0.56 | 4.0 | 8.0 | Q1 |

www.ti.com 18-Jun-2020




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS62612YFDR | DSBGA | YFD | 6 | 3000 | 182.0 | 182.0 | 20.0 |
| TPS62612YFDT | DSBGA | YFD | 6 | 250 | 210.0 | 185.0 | 35.0 |
| TPS62615YFDR | DSBGA | YFD | 6 | 3000 | 182.0 | 182.0 | 20.0 |
| TPS62615YFDT | DSBGA | YFD | 6 | 250 | 182.0 | 182.0 | 20.0 |
| TPS62616YFDR | DSBGA | YFD | 6 | 3000 | 182.0 | 182.0 | 20.0 |
| TPS62616YFDT | DSBGA | YFD | 6 | 250 | 210.0 | 185.0 | 35.0 |
| TPS62619YFDR | DSBGA | YFD | 6 | 3000 | 182.0 | 182.0 | 20.0 |
| TPS62619YFDT | DSBGA | YFD | 6 | 250 | 182.0 | 182.0 | 20.0 |



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated