











TPS54061

ZHCS937E -MAY 2012-REVISED NOVEMBER 2015

TPS54061 具有低 IQ 的宽输入 60V、200mA 同步降压 DC-DC 转换器


1 特性

- 集成高侧和低侧金属氧化物半导体场效应晶体管 (MOSFET)
- 用于提升轻负载效率的二极管仿真
- 峰值电流模式控制
- 90µA 运行静态电流
- 1.4µA 关断电源电流
- 可调节开关频率范围: 50kHz 至 1100kHz
- 同步至外部时钟
- 内部软启动
- 0.8V±1% 电压基准
- 与陶瓷输出电容器或者低成本铝制电解电容器一起 工作时保持稳定
- 逐周期电流限制、过热、过压保护 (OVP) 和频率折 返保护
- 带散热焊盘的 3mm × 3mm VSON-8 封装
- 工作结温范围: -40℃ 至 150℃

2 应用

- 4mA 至 20mA 电流回路供电传感器
- 低功率待机电压或者偏置电压电源
- 工业过程控制、计量、和安全系统
- 高压线性稳压器的高效替代产品

简化电路原理图



3 说明

TPS54061 器件是一款 60V、200mA 同步降压 DC-DC 转换器,此转换器集成有高侧和低侧 MOSFET。电流模式控制提供了简单的外部补偿和灵活的组件选择。非开关电源电流为 90μA。使用使能引脚可将关断电源电流减少至 1.4μA。

为提高轻负载条件下的效率,低侧 MOSFET 会在电感电流达到 0 时充当二极管。

欠压闭锁内部设定为 **4.5V**,但可采用两个使能引脚上 的电阻器将其提高。输出电压启动斜坡由内部缓启动时 间控制。

可调节开关频率范围可实现高效率和外部组件尺寸优化。频率折返和热关断功能在过载情况下保护部件。

TPS54061 集成有 MOSFET 和引导再充电二极管,并且采用小型 3.00mm x 3.00mm 散热增强型 VSON 封装最大限度减小了 IC 封装尺寸,从而实现了小型设计。


TPS54061 由 WEBENCH™Designer 提供支持 (www.ti.com)。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS54061	VSON (8)	3.00mm x 3.00mm

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

效率与负载电流间的关系





		Ę		
1	特性		7.3 Feature Description	11
2	应用 1		7.4 Device Functional Modes	15
3	说明 1	8	Application and Implementation	16
4	修订历史记录		8.1 Application Information	16
5	Pin Configuration and Functions		8.2 Typical Applications	16
6	Specifications	9	Power Supply Recommendations	30
•	6.1 Absolute Maximum Ratings	10	Layout	30
	6.2 ESD Ratings		10.1 Layout Guidelines	30
	6.3 Recommended Operating Conditions 4		10.2 Layout Example	30
	6.4 Thermal Information	11	器件和文档支持	31
	6.5 Electrical Characteristics5		11.1 商标	31
	6.6 Typical Characteristics		11.2 静电放电警告	31
7	Detailed Description 10		11.3 Glossary	31
	7.1 Overview	12	机械、封装和可订购信息	31
	7.2 Functional Block Diagram			


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision D (December 2014) to Revision E	Page
 Changed PH, 10ns Transient MIN value in the Absolute Maximum Ratings From: -2 V To: -4 V 	4
Moved Storage temperature, T _{stg} From: ESD Ratings To: Absolute Maximum Ratings	4
Changed Handling Ratings table To: ESD Ratings table	4
Changes from Revision C (September 2013) to Revision D	Page
• 己添加 引脚配置和功能部分,处理额定值表,特性 描述 部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文档支持部分以及机械、封装和可订购信息部分	
Changed Y-axis value μA/V to μS	8
Changes from Revision B (January 2013) to Revision C	Page
Changed RT/CLK falling edge to PH rising edge delay From: 130 ns To: 60 ns	5
Changes from Revision A (May 2012) to Revision B	Page
• 已更改效率与负载电流间的关系图	1
Changed Pin Configuration graphic for clarification of thermal pad	3
Changes from Original (May 2012) to Revision A	Page
• 已更改 将标题从"4.7V 至 60V 输入。。。。。。"改为"宽输入。。。。。。"并且已删除"产品预览"条	



5 Pin Configuration and Functions



Pin Functions

F	PIN	1/0	DESCRIPTION
NAME	NUMBER	1/0	DESCRIPTION
воот	1	0	A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the output device, the output is forced to switch off until the capacitor is refreshed.
VIN	2	I	Input supply voltage, 4.7 V to 60 V.
EN	3	I	Enable pin with internal pull-up current source. Pull below 1.18 V to disable. Float to enable. Adjust the input undervoltage lockout (UVLO) with two resistors, see the <i>Enable and Adjusting Undervoltage Lockout</i> section.
RT/CLK	4	I	Resistor Timing and External Clock. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the mode returns to a resistor frequency programming.
VSENSE	5	I	Inverting input of the transconductance (gm) error amplifier.
COMP	6	0	Error amplifier output and input to the output switch current comparator. Connect frequency compensation components to this pin.
GND	7	-	Ground
PH	8	0	The source of the internal high-side power MOSFET and drain of the internal low-side MOSFET
Thermal Pad	9	_	GND pin must be electrically connected to the exposed pad on the printed circuit board for proper operation.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VIN	-0.3	62	V
	EN ⁽²⁾	-0.3	8	V
	воот-рн	-0.3	8	V
Maltana	VSENSE	-0.3	6	V
Voltage	COMP	-0.3	3	V
	PH	-0.6	62	V
	PH, 10ns Transient	-4	62	V
	RT/CLK	-0.3	6	V
	VIN	Internally	y Limited	Α
Current	воот		100	mA
	PH	Internally	y Limited	Α
Operating junction	temperature	-40	150	°C
Storage temperatu	ire, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input coltage	4.7	60	V
Output current		200	mA
Switching frequency set by RT/CLK resistor	50	1100	kHz
Switching frequency synchronized to external clock	300	1100	kHz

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DRB	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.9	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	46.0	
$R_{\theta JB}$	Junction-to-board thermal resistance	18.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	C/VV
ΨЈВ	Junction-to-board characterization parameter	18.3	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.0	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ See Enable and Adjusting UVLO section

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics⁽¹⁾

 $T_1 = -40$ °C to 150°C. VIN = 4.7 to 60 V (unless otherwise noted)

PARAMETER	60 V (unless otherwise noted) TEST CONDITIONS	MIN	TYP	MAX	UNIT
	IEST CONDITIONS	IVIIIV	ITP	IVIAA	UNIT
SUPPLY VOLTAGE (VIN PIN)	VIN	4.7		00	
Operating input voltage	VIN	4.7	4.4	60	V
Shutdown supply current	EN = 0 V		1.4	440	μA
Iq Operating – Non switching	VSENSE = 0.9 V, VIN = 12 V		90	110	μA
ENABLE AND UVLO (EN PIN)	1				
Enable threshold	Rising		1.23	1.4	V
	Falling	1	1.18		V
Input current	Enable threshold +50 mV		-4.7		μA
	Enable threshold –50 mV		-1.2		μA
Hysteresis			-3.5		μΑ
Enable high to start switching time			450		μs
VIN					
VIN start voltage	VIN rising		4.5		V
VOLTAGE REFERENCE					
Voltage reference	T _J = 25°C, VIN = 12 V	0.792	8.0	0.808	
Voltage reference	1mA < I _{OUT} < Minimum Current Limit	0.784	0.8	0.816	V
HIGH-SIDE MOSFET		*			
Switch resistance	BOOT-PH = 5.7 V		1.5	3.0	Ω
LOW-SIDE MOSFET					
Switch resistance	VIN = 12 V		0.8	1.5	Ω
ERROR AMPLIFIER					
Input Current	VSENSE pin		20		nA
Error amp gm	-2μ A < $I_{(COMP)}$ < 2μ A, $V_{(COMP)}$ = 1 V		108		μS
EA gm during slow start	$-2 \mu A < I_{(COMP)} < 2 \mu A, V_{(COMP)} = 1 V, VSENSE = 0.4 V$		27		μS
Error amp DC gain	VSENSE = 0.8V		1000		V/V
Min unity gain bandwidth			0.5		MHz
Error amp source/sink	V _(COMP) = 1 V, 100 mV Overdrive		±8		μΑ
Start-Switching Threshold	V(COMP) = 1 V, 100 mV GVCIanto		0.57		V
COMP to Iswitch gm			1.0		A/V
CURRENT LIMIT			1.0		<i>7</i> / V
High-side sourcing current limit threshold	BOOT-PH = 5.7 V	250	350	500	mA
Zero cross detect current			-1.1		mΔ
			-1.1		mA
THERMAL SHUTDOWN			470		
Thermal shutdown			176		С
RT/CLK				4400	
Operating frequency using RT mode	10010	50		1100	kHz
Switching frequency	$R_{(RT/CLK)} = 120 \text{ k}\Omega$	425	472	520	kHz
Minimum CLK pulsewidth			40		ns
RT/CLK voltage	$R_{(RT/CLK)} = 120 \text{ k}\Omega$		0.53		V
RT/CLK high threshold				1.8	V
RT/CLK low threshold		0.5			V
RT/CLK falling edge to PH rising edge delay	Measure at 500 kHz with RT resistor		60		ns
PLL lock in time	Measure at 500 kHz		100		μs
PLL frequency range		300		1100	kHz

⁽¹⁾ The Electrical Characteristics specified in this section will apply to all specifications in this document unless otherwise noted.




Electrical Characteristics⁽¹⁾ (continued)

 $T_J = -40$ °C to 150°C, VIN = 4.7 to 60 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
PH			
Minimum On-time	Measured at 50% to 50%, I _{OUT} = 200 mA	120	ns
Dead time	VIN = 12 V, I _{OUT} = 200 mA, One transition	30	ns
воот			
BOOT to PH regulation voltage	VIN = 12 V	6.0	V
BOOT-PH UVLO		2.9	V
INTERNAL SLOW-START TIME			
Slow-Start time	$f_{SW} = 472 \text{ kHz}, RT = 120 \text{ k}\Omega, 10\% \text{ to } 90\%$	2.36	ms




6.6 Typical Characteristics




TEXAS INSTRUMENTS

Typical Characteristics (continued)





Typical Characteristics (continued)





7 Detailed Description

7.1 Overview

The TPS54061 device is a 60-V, 200-mA, step-down (buck) regulator with an integrated high-side and low-side n-channel MOSFET. To improve performance during line and load transients the device implements a constant frequency, current mode control which reduces output capacitance and simplifies external frequency compensation design.

The switching frequency of 50 kHz to 1100 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor-to-ground on the RT/CLK pin. The device has an internal phase-lock loop (PLL) on the RT/CLK pin that is used to synchronize the power switch turn on to a falling edge of an external system clock.

The TPS54061 has a default startup voltage of approximately 4.5 V. The EN pin has an internal pullup current source that can be used to adjust the input voltage UVLO threshold with two external resistors. In addition, the pullup current provides a default condition. When the EN pin is floating the device will operate. The operating current is 90 μ A when not switching and under no load. When the device is disabled, the supply current is 1.4 μ A.

The integrated $1.5-\Omega$ high-side MOSFET and $0.8-\Omega$ low-side MOSFET allows for high-efficiency power supply designs capable of delivering 200 milliamperes of continuous current to a load.

The TPS54061 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor on the BOOT to PH pin. The boot capacitor voltage is monitored by an UVLO circuit and will turn the high-side MOSFET off when the boot voltage falls below a preset threshold. The TPS54061 can operate at high duty cycles because of the boot UVLO. The output voltage can be adjusted down to as low as the 0.8-V reference.


The TPS54061 has an internal output OV protection that disables the high-side MOSFET if the output voltage is 109% of the nominal output voltage.

The TPS54061 reduces external component count by integrating the slow-start time using a reference DAC system.

The TPS54061 resets the slow-start times during overload conditions with an overload recovery circuit. The overload recovery circuit will slow start the output from the fault voltage to the nominal regulation voltage once a fault condition is removed. A frequency foldback circuit reduces the switching frequency during startup and overcurrent fault conditions to help control the inductor current.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fixed Frequency PWM Control

The TPS54061 uses adjustable fixed-frequency, peak-current mode control. The output voltage is sensed through external resistors on the VSENSE pin and compared to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is compared to the high-side power switch current. When the power switch current reaches the level set by the COMP voltage, the power switch is turned off. The COMP pin voltage will increase and decrease as the output current increases and decreases. The device implements current limiting by clamping the COMP pin voltage to a maximum level.

7.3.2 Slope Compensation Output Current

The TPS54061 adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations.



7.3.3 Error Amplifier

The TPS54061 uses a transconductance amplifier for the error amplifier. The error amplifier compares the VSENSE voltage to the lower of the internal slow-start voltage or the internal 0.8-V voltage reference. The transconductance (gm) of the error amplifier is 108 μ A/V during normal operation. During the slow-start operation, the transconductance is a fraction of the normal operating gm. The frequency compensation components (capacitor, series resistor and capacitor) are added to the COMP pin-to-ground.

7.3.4 Voltage Reference

The voltage reference system produces a precise voltage reference over temperature by scaling the output of a temperature stable band-gap circuit

7.3.5 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the VSENSE pin. TI recommends using 1% tolerance or better divider resistors. Start with a 10-k Ω for the R_{LS} resistor and use the Equation 1 to calculate R_{HS}.

$$R_{HS} = R_{LS} \times \left(\frac{V_{OUT} - 0.8 V}{0.8 V} \right)$$
 (1)

7.3.6 Enable and Adjusting UVLO

The TPS54061 is enabled when the VIN pin voltage rises above 4.5 V and the EN pin voltage exceeds the EN rising threshold of 1.23 V. The EN pin has an internal pullup current source, I1, of 1.2 µA that provides the default enabled condition when the EN pin floats.

If an application requires a higher input UVLO threshold, use the circuit shown in Figure 18 to adjust the input voltage UVLO with two external resistors. When the EN pin voltage exceeds 1.23 V, an additional 3.5 μ A of hysteresis current, Ihys, is sourced out of the EN pin. When the EN pin is pulled below 1.18 V, the 3.5- μ A lhys current is removed. This additional current facilitates adjustable input voltage hysteresis. Use Equation 2 to calculate R_{UVLO1} for the desired input start and stop voltages . Use Equation 3 to similarly calculate R_{UVLO2}.

In applications designed to start at relatively low input voltages (for example, from 4.7 V to 10 V) and withstand high input voltages (for example, from 40 V to 60 V), the EN pin may experience a voltage greater than the absolute maximum voltage of 8 V during the high input voltage condition. TI recommends using a zener diode to clamp the pin voltage below the absolute maximum rating.




Figure 18. Adjustable Undervoltage Lock-Out

$$R_{UVLO}1 = \frac{V_{START} \left(\frac{V_{ENAFALLING}}{V_{ENARISING}} \right) - V_{STOP}}{I1 \times \left(1 - \frac{V_{ENAFALLING}}{V_{ENARISING}} \right) + I_{HYS}}$$

(2)



$$R_{UVLO}2 = \frac{R_{UVLO}1 \times V_{ENAFALLING}}{V_{STOP} - V_{ENAFALLING} + R_{UVLO}1 \times (I_1 + I_{HYS})}$$
(3)

7.3.7 Internal Slow-Start

The TPS54061 has an internal digital slow-start that ramps the reference voltage from zero volts to its final value in 1114 switching cycles. The internal slow-start time is calculated by the following expression:

$$tss(ms) = \frac{1114}{f_{SW}(kHz)} \tag{4}$$

If the EN pin is pulled below the stop threshold of 1.18 V, switching stops and the internal slow-start resets. The slow-start also resets in thermal shutdown.

7.3.8 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)

The switching frequency of the TPS54061 is adjustable over a wide range from 50 kHz to 1100 kHz by varying the resistor on the RT/CLK pin. The RT/CLK pin voltage is typically 0.53 V and must have a resistor-to-ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use Equation 5. To reduce the solution size, one would typically set the switching frequency as high as possible, but tradeoffs of the supply efficiency, maximum input voltage and minimum controllable on-time should be considered. The minimum controllable on-time is typically 120 ns and limits the operating frequency for high input voltages. The maximum switching frequency is also limited by the frequency shift circuit. More discussion on the details of the maximum switching frequency is located below.

$$R_{T}(k\Omega) = \frac{71657}{f_{SW}(kHz)^{1.039}}$$
(5)

7.3.9 Selecting the Switching Frequency

The TPS54061 implements current-mode control which uses the COMP pin voltage to turn off the high-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and COMP pin voltage are compared, when the peak switch current intersects the COMP voltage, the high-side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier will respond by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally, which functions as a switch current limit.

To enable higher switching frequency at high input voltages, the TPS54061 implements a frequency shift. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 volts on VSENSE pin. The device implements a digital frequency shift to enable synchronizing to an external clock during normal startup and fault conditions. Because the device can only divide the switching frequency by 8, there is a maximum input voltage limit in which the device operates and still have frequency shift protection. During short-circuit events (particularly with high input voltage applications), the control loop has a finite minimum controllable on-time and the output has a low voltage. During the switch-on time, the inductor current ramps to the peak current limit because of the high input voltage and minimum on-time. During the switch-off time, the inductor would normally not have enough off-time and output voltage for the inductor to ramp down by the ramp up amount. The frequency shift effectively increases the off-time allowing the current to ramp down.

$$f_{\text{SW}}(\text{maxskip}) = \left(\frac{1}{t_{\text{ON}}}\right) \times \left(\frac{V_{\text{OUT}} + R_{\text{LS}} \times I_{\text{O}} + R_{\text{DC}} \times I_{\text{O}}}{V_{\text{IN}} - I_{\text{O}} \times R_{\text{HS}} + I_{\text{O}} \times R_{\text{LS}}}\right)$$

$$f_{\text{SW}}(\text{shift}) = \left(\frac{f \text{div}}{t_{\text{ON}}}\right) \times \left(\frac{V_{\text{OUTSC}} + R_{\text{LS}} \times I_{\text{CL}} + R_{\text{DC}} \times I_{\text{CL}}}{V_{\text{IN}} - I_{\text{CL}} \times R_{\text{HS}} + I_{\text{CL}} \times R_{\text{LS}}}\right)$$
(6)

Where

- I_O = Output current
- I_{CL} = Current Limit
- V_{IN} = Input Voltage
- V_{OUT} = Output Voltage



- V_{OUTSC} Output Voltage during short
- R_{DC} = Inductor resistance
- R_{HS} = High-side MOSFET resistance
- R_{LS} = Low-side MOSFET resistance
- t_{on} = Controllable on-time
- fdiv = Frequency divide (equals 1, 2, 4, or 8)

(7)

7.3.10 Synchronization to RT/CLK Pin

The RT/CLK pin can be used to synchronize the regulator to an external system clock. To implement the synchronization feature connect a square wave to the RT/CLK pin through one of the circuit networks shown in Figure 19. The square-wave amplitude must extend lower than 0.5 V and higher than 1.8 V on the RT/CLK pin and have high and low states greater than 40 ns. The synchronization frequency range is 300 kHz to 1100 kHz. The rising edge of the PH will be synchronized to the falling edge of RT/CLK pin signal. The external synchronization circuit should be designed in such a way that the device will have the default frequency set resistor connected from the RT/CLK pin-to-ground should the synchronization signal turn off. TI recommends using a frequency set resistor connected as shown in Figure 19 through another resistor-to-ground (e.g., 50 Ω) for clock signal that are not Hi-Z or tristate during the off state. The sum of the resistance should set the switching frequency close to the external CLK frequency. TI recommends to AC couple the synchronization signal through a 10-pF ceramic capacitor to RT/CLK pin. The first time the CLK is pulled above the CLK threshold the device switches from the RT resistor frequency to PLL mode. The internal 0.5 V voltage source is removed and the CLK pin becomes high impedance as the PLL starts to lock onto the external signal. The switching frequency can be higher or lower than the frequency set with the RT/CLK resistor. The device transitions from the resistor mode to the PLL mode and lock onto the CLK frequency within 100 microseconds. When the device transitions from the PLL mode to the resistor mode, the switching frequency will reduce from the external CLK frequency to 150 kHz, then reapply the 0.5-V voltage source and the resistor will then set the switching frequency. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 volts on VSENSE pin. The device implements a digital frequency shift to enable synchronizing to an external clock during normal startup and fault conditions.




Figure 19. Synchronizing to a System Clock

7.3.11 Overvoltage Protection

The TPS54061 incorporates an output overvoltage transient protection (OVP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients on power supply designs with low-value output capacitance. For example, when the power supply output is overloaded the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier will respond by clamping the error amplifier output to a high voltage. Thus, requesting the maximum output current. Once the condition is removed, the regulator output rises and the error amplifier output transitions to the steady-state duty cycle. In some applications, the power supply output voltage can respond faster than the error amplifier output can respond, this actuality leads to the possibility of an output overshoot.

The OVP feature minimizes the output overshoot when using a low-value output capacitor by comparing the VSENSE pin voltage to OVP threshold which is 109% of the internal voltage reference. If the VSENSE pin voltage is greater than the OVP threshold, the high-side MOSFET is disabled to minimize output overshoot. When the VSENSE voltage drops lower than the OVP threshold, the high-side MOSFET resumes normal operation.



7.3.12 Thermal Shutdown

The device implements an internal thermal shutdown until the junction temperature exceeds 176°C. The thermal shutdown forces the device to stop switching until the junction temperature falls below the thermal trip threshold. Once the die temperature decreases below 176°C, the device reinitiates the power-up sequence by restarting the internal slow-start.

7.4 Device Functional Modes

7.4.1 Operation Near Minimimum Input Voltage

The TPS54061 is recommended to operate with input voltages above 4.7 V. The typical VIN UVLO threshold is 4.5 V and the device may operate at input voltages down to the UVLO voltage. At input voltages below the actual UVLO voltage the device will not switch. If EN is floating or externally pulled up to greater up than the typical 1.23 V rising threshold, when $V_{(VIN)}$ passes the UVLO threshold the TPS54061 will become active. Switching is enabled and the slow-start sequence is initiated. The TPS54061 starts linearly ramping up the internal reference DAC from 0 V to the reference voltage over the internal slow-start time period set by the switching frequency.

7.4.2 Operation With Enable Control

The enable start threshold voltage is 1.23 V typical. With EN held below the 1.23 V typical rising threshold voltage the TPS54061 is disabled and switching is inhibited even if VIN is above its UVLO threshold. The quiescent current is reduced in this state. If the EN voltage is increased above the rising threshold voltage while $V_{(VIN)}$ is above the UVLO threshold, the device becomes active. Switching is enabled and the slow-start sequence is initiated. The TPS54061 starts linearly ramping up the internal reference DAC from 0 V to the reference voltage over the internal slow-start time period set by the switching frequency. If EN is pulled below the 1.18 V typical falling threshold the TPS54061 will enter the reduced quiescent current state again.



8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS54061 is a 60-V, 200-mA step-down regulator with an integrated high-side and low-side MOSFET. This device is typically used to convert a higher DC voltage to a lower DC voltage with a maximum available output current of 200 mA. Example applications are: Low-Power Standby or Bias Voltage Supplies, 4-20 mA Current Loop Powered Sensors, Industrial Process Control, Metering, and Security Systems or an efficient high voltage linear regulator replacement. Use the following design procedure to select component values for the TPS54061. This procedure illustrates the design of a high-frequency switching regulator. These calculations can be done with the aid of the excel spreadsheet tool SLVC431. Alternatively, use the WEBENCH software to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design.

8.2 Typical Applications

8.2.1 CCM Application



^{*} See Enable and Adjusting Undervoltage Lockout section

Figure 20. CCM Application Schematic

8.2.1.1 Design Requirements

This example details the design of a continuous conduction mode (CCM) switching regulator design using ceramic output capacitors. If a low-output current design is needed, see *DCM Application*. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, we will start with the following known parameters:

Table 1. Design Parameters

PARAMETERS	VALUES
Output Voltage	5.0 V
Transient Response 50 to 150mA load step	$\Delta V_{OUT} = 4\%$
Maximum Output Current	200 mA
Input Voltage	24 V nom. 8 V to 60 V
Output Voltage Ripple	0.5% of V _{OUT}



Typical Applications (continued)

Table 1. Design Parameters (continued)

PARAMETERS	VALUES
Start Input Voltage (rising VIN)	7.50 V
Stop Input Voltage (falling VIN)	6.50 V

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Selecting the Switching Frequency

The first step is to decide on a switching frequency for the regulator. Typically, the user will want to choose the highest switching frequency possible because this will produce the smallest solution size. The high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. The switching frequency is limited by the minimum on-time of the internal power switch, the maximum input voltage, the output voltage and the frequency shift limitation.

Equation 6 and Equation 7 must be used to find the maximum switching frequency for the regulator, choose the lower value of the two results. Switching frequencies higher than these values will result in pulse skipping or a lack of overcurrent protection during short circuit conditions. The typical minimum on-time, t_{on} min, is 120 ns for the TPS54061. To ensure overcurrent runaway does not occur during short circuits in your design, use Equation 7 to determine the maximum switching frequency. With a maximum input voltage of 60 V, inductor resistance of 0.77 Ω , high-side switch resistance of 3.0 Ω , low-side switch resistance of 1.5 Ω , a current limit value of 350 mA and a short circuit output voltage of 0.1 V, the maximum switching frequency is 524 kHz and 1003 kHz in each case respectively. A switching frequency of 400 kHz is used. To determine the timing resistance for a given switching frequency, use Equation 5. The switching frequency is set by resistor R_T shown in Figure 20. R_T is calculated to be 142 k Ω . A standard value of 143 k Ω is used.

8.2.1.2.2 Output Inductor Selection (L_o)

To calculate the minimum value of the output inductor, use Equation 8. KIND is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current will be filtered by the output capacitor. Therefore, choosing high inductor ripple currents will impact the selection of the output capacitor because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, the following guidelines may be used. Typically it is recommended to use KIND values in the range of 0.2 to 0.4; however, for designs using low-ESR output capacitors such as ceramics and low output currents, a KIND value as high as 1 may be used. In a wide input voltage regulator, it is best to choose an inductor ripple current on the larger side. This allows the inductor to still have a measurable ripple current with the input voltage at its minimum. For this design example, use KIND of 0.4 and the minimum inductor value is calculated to be 97 μ H. For this design, a standard 100 μ H value was chosen. It is important that the RMS current and saturation current ratings of the inductor not be exceeded. The RMS and peak inductor current can be found from Equation 10 and Equation 11.

For this design, the RMS inductor current is 200 mA and the peak inductor current is 239 mA. The chosen inductor is a Würth 74408943101. It has a saturation current rating of 680 mA and an RMS current rating of 520 mA. As the equation set demonstrates, lower ripple currents will reduce the output voltage ripple of the regulator but will require a larger value of inductance. Selecting higher ripple currents will increase the output voltage ripple of the regulator but allow for a lower inductance value. The current flowing through the inductor is the inductor ripple current plus the average output current. During power-up, faults or transient load conditions, the inductor current can increase above the peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the calculated peak inductor current.

$$L_{O} \min \geq \frac{V_{IN} \max - V_{OUT}}{Kind \times I_{O}} \times \frac{V_{OUT}}{V_{IN} \max \times f_{sw}}$$
(8)

$$I_{RIPPLE} \ge \frac{V_{OUT} \times (V_{IN} max - V_{OUT})}{V_{IN} max \times L_{O} \times f_{SW}}$$
(9)



$$I_{L}rms = \sqrt{I_{O}^{2} + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN}max - V_{OUT}\right)}{V_{IN}max \times L_{O} \times f_{SW}}\right)^{2}}$$

$$I_{L}peak = I_{OUT} + \frac{I_{RIPPLE}}{2}$$
(11)

8.2.1.2.3 Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor will determine the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the most stringent of these three criteria. The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current until the regulator increases the inductor current. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator also will temporarily not be able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 15 shows the minimum output capacitance necessary to accomplish this, where Δ lout is the change in output current, $f_{\rm sw}$ is the regulators switching frequency and Δ Vout is the allowable change in the output voltage.

For this example, the transient load response is specified as a 4% change in Vout for a load step from 50 mA to 150 mA. For this example, $\Delta I_{OUT} = 0.150 - 0.05 = 0.10$ and $\Delta V_{OUT} = 0.04 \times 3.3 = 0.132$.

Using these values gives a minimum capacitance of 3.79 μ F. This does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. Aluminum electrolytic and tantalum capacitors have higher ESR that should be taken into account.

The low side FET of the regulator emulates a diode so it can not sink current so any stored energy in the inductor will produce an output voltage overshoot when the load current rapidly decreases, as in Figure 28. The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high load current to a lower load current. The excess energy that gets stored in the output capacitor will increase the voltage on the capacitor. The capacitor must be sized to maintain the desired output voltage during these transient periods. Equation 14 is used to calculate the minimum capacitance input the output voltage overshoot to a desired value, where $_{LO}$ is the value of the inductor, I_{OH} is the output current under heavy load, I_{OL} is the output under light load, $V_O + \Delta V_O$ is the final peak output voltage, and Vi is the initial capacitor voltage. For this example, the worst case load step will be from 150 mA to 50 mA. The output voltage will increase during this load transition and must be limited to 4% of the output voltage to satisy the design goal. This will make $V_O + \Delta V_O = 1.04 \times 3.3 = 3.432 \text{ V}$. V_O is the initial capacitor voltage which is the nominal output voltage of 3.3 V. Using these numbers in Equation 14 yields a minimum capacitance of 2.25 μ F.

Equation 13 calculates the minimum output capacitance needed to meet the output voltage ripple specification, where f_{SW} is the switching frequency, Vripple is the maximum allowable output voltage ripple, and Iripple is the inductor ripple current. Equation 13 yields 1.48 μ F. Equation 16 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 16 indicates the ESR should be less than 0.160 Ω .

The most stringent criteria for the output capacitor is 3.79 µF of capacitance to maintain the output voltage regulation during an load transient.

Additional capacitance de-ratings for aging, temperature and DC bias will increase this minimum value. For this example, a 10- μ F, 10-V X5R ceramic capacitor with 0.003 Ω of ESR in a 1206 package is used.

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the Root Mean Square (RMS) value of the maximum ripple current.

Equation 12 can be used to calculate the RMS ripple current the output capacitor needs to support. For this example, Equation 12 yields 10.23 mA.



$$IC_{O}rms = \frac{1}{\sqrt{12}} \times \left(\frac{V_{OUT} \times (V_{IN}max - V_{OUT})}{V_{IN}max \times L_{O} \times f_{SW}} \right)$$
(12)

$$C_{O}1 \ge \frac{I_{RIPPLE}}{V_{RIPPLE}} \times \left(\frac{1}{8 \times f_{SW}}\right)$$
 (13)

$$C_{O}2 \ge L_{O} \times \frac{I_{OH}^{2} - I_{OL}^{2}}{(V_{OUT} + \Delta V_{OUT})^{2} - V_{OUT}^{2}}$$
(14)

$$C_O 3 \ge \frac{\Delta I_{OUT}}{\Delta V_{OUT}} \times \frac{2}{f sw}$$
 (15)

$$R_{C} \leq \frac{V_{RIPPLE}}{I_{RIPPLE}} \tag{16}$$

8.2.1.2.4 Input Capacitor

The TPS54061 requires a high-quality ceramic, type X5R or X7R, input decoupling capacitor of at least 1 μ F of effective capacitance. The effective capacitance includes any deration for DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have an RMS current rating greater than the maximum RMS input current. The input RMS current can be calculated using Equation 17. The value of a ceramic capacitor varies significantly over temperature and the dc bias applied to the capacitor. The capacitance variations with temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The effective value of a capacitor decreases as the DC bias across a capacitor increases. For this example design, a ceramic capacitor with at least a 60-V voltage rating is required to support the maximum input voltage. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated by rearranging Equation 18.

Using the design example values, loutmax = 200 mA, C_{IN} = 2.2 μ F, f_{SW} = 400 kHz, yields an input voltage ripple of 56.8 mV and an RMS input ripple current of 98.5 mA.

$$IC_{IN}rms = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{INmin}} \times \frac{(V_{INmin} - V_{OUT})}{V_{INmin}}}$$
(17)

$$C_{IN} \ge \frac{I_O}{V_{IN} ripple} \times \left(\frac{0.25}{f_{SW}}\right)$$
 (18)

8.2.1.2.5 Bootstrap Capacitor Selection

A 0.01-µF ceramic capacitor must be connected between the BOOT and PH pins for proper operation. TI recommends using a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10 V or higher voltage rating.

8.2.1.2.6 UVLO Set Point

The UVLO can be adjusted using an external voltage divider on the EN pin of the TPS54061. The UVLO has two thresholds, one for power-up when the input voltage is rising and one for power-down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 7.50 V (enabled). After the regulator starts switching, it should continue to do so until the input voltage falls below 6.50 V (UVLO stop). The programmable UVLO and enable voltages are set by connecting resistor divider between Vin and ground to the EN pin. Equation 2 and Equation 3 can be used to calculate the resistance values necessary. For example, a 196-k Ω resistor between Vin and EN and a 36.5-k Ω resistor between EN and ground are required to produce the 7.50 and 6.50 volt start and stop voltages. See the Enable and Adjusting Undervoltage Lockout section for additional considerations in high input voltage applications.



8.2.1.2.7 Output Voltage and Feedback Resistors Selection

For the example design, 10 k Ω was selected for R_{LS}. Using Equation 1, R_{HS} is calculated as 31.46 k Ω . The nearest standard 1% resistor is 31.6 k Ω .

8.2.1.2.8 Closing the Loop

There are several methods used to compensate DC-DC regulators. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the device. Because the slope compensation is ignored, the actual crossover frequency will usually be lower than the crossover frequency used in the calculations. This method assume the crossover frequency is between the modulator pole and the ESR zero is at least 10 times greater the modulator pole.

To get started, the modulator pole, fpole, and the ESR zero, fzero must be calculated using Equation 19 and Equation 20. For Cout, use a derated value of 6.0 μ F. Use Equation 21 and Equation 22, to estimate a starting point for the crossover frequency, fco, to design the compensation. For the example design, fpole is 1015 Hz and fzero is 5584 kHz.

Equation 21 is the geometric mean of the modulator pole and the ESR zero and Equation 22 is the mean of modulator pole and the switching frequency. Equation 21 yields 119.2 kHz and Equation 22 gives 17.9 kHz. Use a frequency near the lower value of Equation 21 or Equation 22 for an initial crossover frequency.

For this example, fco of 17.9 kHz is used. Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole.

To determine the compensation resistor, R_{COMP} , use Equation 23. Assume the power stage transconductance, gmps, is 1.00 A/V. The output voltage, Vo, reference voltage, V_{REF} , and amplifier transconductance, gmea, are 3.3 V, 0.8 V and 108 μ A/V, respectively.

 R_{COMP} is calculated to be 25.9 k Ω , use the nearest standard value of 26.1 k Ω . Use Equation 24 to set the compensation zero equal to the modulator pole frequency. Equation 24 yields a 3790 pF for capacitor C_{COMP} and a 4700 pF is chosen. Use the larger value of Equation 25 and Equation 26 to calculate the C_{POLE} value, to set the compensation pole. Equation 26 yields 30.5 pF so the nearest standard of 33 pF is selected.

$$f \text{pole(Hz)} = \frac{1}{\frac{\text{Vout}}{\text{lo}} \times \text{Co} \times 2 \times \pi}$$
(19)

$$f zero(Hz) = \frac{1}{R_C \times C_O \times 2 \times \pi}$$
(20)

$$f$$
co1(Hz) = $(f$ zero $\times f$ pole)^{0.5} (21)

$$f$$
co2(Hz) = $\left(\frac{f$ sw}{2} \times fpole $\right)^{0.5}$ (22)

$$R_{COMP} = \frac{2 \times \pi \times f_{CO} \times C_{O}}{gmps} \times \frac{V_{OUT}}{V_{REF} \times gmea}$$
 (23)


$$C5 = \frac{1}{2 \times \pi \times R4 \times f_{POLE}}$$
 (24)

$$C6 = \frac{R_C \times C_O}{R4}$$
 (25)


$$C6 = \frac{1}{R4 \times f_{SW} \times \pi}$$
 (26)




8.2.1.3 Application Curves













8.2.2 DCM Application

It is most desirable to have a power supply that is efficient and has a fixed switching frequency at low output currents. A fixed frequency power supply will have a predictable output voltage ripple and noise. Using a traditional continuous conduction mode (CCM) design method to calculate the output inductor will yield a large inductance for a low output current supply. Using a CCM inductor will result in a large sized supply or will affect efficiency from the large dc resistance an alternative is to operate in discontinuous conduction mode (DCM). Use the procedure below to calculate the components values for designing a power supply operating in discontinuous conduction mode. The advantage of operating a power supply in DCM for low output current is the fixed switching frequency, lower output inductance, and lower DC resistance on the inductor. Use the frequency shift and skip equations to estimate the maximum switching frequency.




Figure 38. DCM Application Schematic

8.2.2.1 Design Requirements

This example details the design of a low-output current, fixed-switching regulator design using ceramic output capacitors. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, we will start with the following known parameters:

DESIGN PARAMETERS	VALUES							
Output Voltage	5.0 V							
Transient Response 37.5 to 75-mA load step	$\Delta V_{OUT} = 4\%$							
Maximum Output Current	75 mA							
Minimum Output Currert	1 mA							
Input Voltage	24 V nom. 8 V to 40 V							
Output Voltage Ripple	1 % of V _{OUT}							
Switching Frequency	50 kHz							
Start Input Voltage (rising VIN)	8 V							
Stop Input Voltage (falling VIN)	6.8 V							

Table 2. Design Parameters

8.2.2.2 Detailed Design Procedure

8.2.2.2.1 Designing an Efficient, Low-Output Current Power Supply at a Fixed Switching Frequency

The TPS54061 is designed for applications which require a fixed operating frequency and low output voltage ripple at low-output currents, thus, the TPS54061 does not have a pulse skip mode at light loads. Because the device has a minimum controllable on time, there is an output current at which the power supply will pulse skip. To ensure that the supply does not pulse skip at output current of the application the inductor value will be need to be selected greater than a minimum value. The minimum inductance needed to maintain a fixed switching



frequency at the minimum load is calculated to be 227 μ H using Equation 27. Because the equation is ideal and was derived without losses, assume the minimum controllable light load on time, $t_{onminll}$, is 180 ns. To maintain DCM operation the inductor value and output current need to stay below a maximum value. The maximum inductance is calculated to be 250 μ H using Equation 28. A 744053221 inductor from Würth Elektronik is selected. If CCM operation is necessary, use the previous design procedure.

Use Equation 29, to make sure the minimum current limit on the high-side power switch is not exceeded at the maximum output current. The peak current is calculated as 244 mA and is lower than the 350 mA current limit. To determine the RMS current for the inductor and output capacitor, it is necessary to calculate the duty cycle. The duty cycle, D1, for a step down regulator in DCM is calculated in Equation 30. D1 is the portion of the switching cycle the high side power switch is on, and is calculated to be 0.1345. D2 is the portion of the switching cycle the low-side power switch is on, and is calculated to be 0.5111.

Using the Equation 32 and Equation 33, the RMS current of the inductor and output capacitor are calculated, to be 0.1078 A and 0.0774 A respectively. Select components that ratings exceed the calculated RMS values. Calculate the output capacitance using the Equation 34 to Equation 36 and use the largest value, Vripple is the steady-state voltage ripple and deltaV is voltage change during a transient. A minimum of 7.5- μ F capacitance is calculated. Additional capacitance de-ratings for aging, temperature and DC bias should be factored in which increases this minimum value. For this example, a 22- μ F 10-V X7R ceramic capacitor with 5-m Ω ESR is used. To have a low-output ripple power supply use a low ESR capacitor. Use Equation 37 to estimate the maximum ESR for the output capacitor. Equation 38 and Equation 39 estimate the RMS current and capacitance for the input capacitor. An RMS current of 38.7 mA and capacitance of 1.56 μ F is calculated. A 2.2- μ F 100-V/X7R ceramic is used for this example.

$$L_{o}\min \ge \left(\frac{V_{IN}\max - V_{OUT}}{V_{OUT}}\right) \times \left(\frac{V_{IN}\max}{2}\right) \times \frac{t_{O}n\min^{2}}{I_{O}\min} \ x fsw$$
(27)

$$L_{O} \max \leq \left(\frac{V_{IN} \min - V_{OUT}}{2}\right) \times \left(\frac{V_{OUT}}{V_{IN} \min}\right) \times \frac{1}{f_{sw} \times I_{O}}$$
(28)

$$I_{L}peak = \left(\frac{2 \times V_{OUT} \times Iomax \times (V_{IN}max - V_{OUT})}{V_{IN}max \times L_{O} \times f_{sw}}\right)^{0.5}$$
(29)

$$D1 = \left(\frac{2 \times V_{OUT} \times I_{O} \times L_{O} \times f_{sw}}{V_{IN} \times (V_{IN} - V_{OUT})}\right)^{0.5}$$
(30)

$$D2 = \left(\frac{V_{IN} - V_{OUT}}{V_{OUT}}\right) \times D1$$
(31)

$$I_{L}rms = I_{L}peak \times \left(\frac{D1 + D2}{3}\right)^{0.5}$$
(32)

$$I_{CO}rms = I_{L}peak \times \left(\left(\frac{D1 + D2}{3} \right) - \left(\frac{D1 + D2}{4} \right)^{2} \right)^{0.5}$$
(33)

$$C_0 1 \le \frac{I_L peak}{V_{RIPPLE}} \times \left(\frac{D1 + D2}{8 \times f_{SW}}\right)$$
 (34)

$$C_{O}2 \ge L_{O} \times \frac{Io^{2} - O^{2}}{(V_{OUT} + \Delta V)^{2} - V_{OUT}^{2}}$$
 (35)

$$Co3 \ge \frac{I_{OUT}}{\Delta V_{OUT}} \times \frac{1}{f_{co}}$$
(36)

$$R_{C} \leq \frac{V_{RIPPLE}}{I_{L}peak}$$
 (37)



$$I_{CIN}$$
rms = I_{L} peak $\times \left(\left(\frac{D1}{3} \right) - \left(\frac{D1}{4} \right)^2 \right)^{0.5}$ (38)

$$C_{IN} \ge \frac{I_O}{V_{IN}RIPPLE} \times \left(\frac{0.25}{f_{SW}}\right)$$
 (39)

8.2.2.2.2 Closing the Feedback Loop

The method presented here is easy to calculate and includes the effect of the slope compensation that is internal to the TPS54061. This method assumes the crossover frequency is between the modulator pole and the ESR zero and the ESR zero is at least 10 times greater than the modulator pole. Once the output components are determined, use the equations below to close the feedback loop. A current mode controlled power supply operating in DCM has a transfer function which includes an ESR zero and pole as shown in Equation 40. To calculate the current mode power stage gain, first calculate, Kdcm, the DCM gain, and Fm, the modulator gain, using Equation 41 and Equation 42. Kdcm and Fm are 32.4 and 0.475 respectively. The location of the pole and ESR zero are calculated using Equation 43 and Equation 44. The pole and zero are 491 Hz and 2.8 MHz, respectively. Use the lower value of Equation 45 and Equation 46 as a starting point for the crossover frequency. Equation 45 is the geometric mean of the power stage pole and the ESR zero and Equation 46 is the mean of power stage pole and the switching frequency. The crossover frequency is chosen as 5 kHz from Equation 46.

To determine the compensation resistor, R_{COMP} , use Equation 47. Assume the power stage transconductance, gmps, is 1.0 A/V. The output voltage, V_O , reference voltage, V_{REF} , and amplifier transconductance, gmea, are 5.0 V, 0.8 V and 108 μ A/V, respectively. R_{COMP} is calculated to be 38.3 $k\Omega$; use the nearest standard value of 35.7 $k\Omega$. Use Equation 48 to set the compensation zero to equalthe modulator pole frequency. Equation 48 yields 290 nF for compensating capacitor C_{COMP} , and a 330 nF is used. Use the larger value of Equation 49 or Equation 50 to calculate the C_{POLE} , which sets the compensation pole. Equation 50 yields 178 pF standard value of 220 pF is selected.

Gdcm(s)
$$\approx$$
 Fm \times Kdcm \times
$$\frac{1 + \frac{s}{2 \times \pi \times f_{ZERO}}}{1 + \frac{s}{2 \times \pi \times f_{POLE}}}$$
(40)

$$Kdcm = \frac{2}{D1} \times \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \left(2 + \frac{Rdc}{\frac{V_{OUT}}{I_O}}\right) - V_{OUT}}$$
(41)

$$Fm = \frac{gmps}{\left(\frac{V_{IN} - V_{OUT}}{L_O \times f_{sw}}\right) + 0.380}$$
(42)

$$f_{\text{POLE}}(\text{Hz}) = \frac{1}{\frac{V_{\text{OUT}}}{I_{\text{O}}} \times C_{\text{O}} \times 2 \times \pi} \times \left(\frac{2 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}}{1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}} \right)$$
(43)

$$f_{\text{ZERO}}(\text{Hz}) = \frac{1}{R_{\text{C}} \times C_{\text{O}} \times 2 \times \pi}$$
(44)

$$f_{\text{CO1}}(\text{Hz}) = \left(f_{\text{ZERO}} \times f_{\text{POLE}}\right)^{0.5} \tag{45}$$

$$f_{\text{CO2}}(\text{Hz}) = \left(f_{\text{SW}} \times f_{\text{POLE}}\right)^{0.5} \tag{46}$$

$$R_{COMP} = \frac{f_{CO}}{Kdcm \times Fm \times f_{POLE}} x \frac{V_{OUT}}{V_{REF} \times gmea}$$
(47)




$$C_{COMP} = \frac{1}{2 \times \pi \times R_{COMP} \times Kdcm \times Fm}$$
(48)

$$C_{POLE1} = \frac{R_{C} \times C_{O}}{R_{COMP}}$$


$$C_{POLE2} = \frac{1}{R_{COMP} \times f_{SW} \times \pi}$$
(48)

$$C_{\text{POLE2}} = \frac{\cdot}{R_{\text{COMP}} \times f_{\text{SW}} \times \pi}$$
 (50)


8.2.2.3 Application Curves













9 Power Supply Recommendations

The TPS54061 is designed to operate from an input voltage supply range between 4.7 V and 60 V. This input supply should remain within the input voltage supply range. If the input supply is located more than a few inches from the TPS54061 converter bulk capacitance may be required in addition to the ceramic bypass capacitors.

10 Layout

10.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low-ESR ceramic bypass capacitor with X5R or X7R dielectric. Take care to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the GND pin. See Figure 54 for a PCB layout example. Because the PH connection is the switching node and output inductor should be located close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The RT/CLK pin is sensitive to noise, so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts; however; this layout has been shown to produce good results and is meant as a guideline.

10.2 Layout Example




Figure 54. PCB Layout Example



11 器件和文档支持

11.1 商标

WEBENCH is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.2 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54061DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	61	Samples
TPS54061DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	61	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Mar-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54061DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54061DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 20-Mar-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54061DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS54061DRBT	SON	DRB	8	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司