

SLOS345C - JANUARY 2001 - REVISED OCTOBER 2002

- Remote Terminal ADSL Line Driver
 Ideal for Both Full Rate ADSL and G.Lite
 Compatible With 1:2 Transformer Ratio
- Wide Supply Voltage Range +5 V to +14 V
 Ideal for Single Supply +12-V Operation
- Low 2.1 pA/√Hz Noninverting Current Noise
 Reduces Noise Feedback Through Hybrid Into Downstream Channel
- Wide Output Swing

 18.4 Vpp Differential Output Voltage,
 R₁ = 50 Ω, 12-V Single Supply
- High Output Current
 - 275 mA (typ)




- High Speed - 100 MHz (-3 dB, G=1, 12-V Single Supply)
- 600 V/µs Slew Rate (G = 4, 12-V Single Supply)
- Low Distortion, Single-Ended, G = 4
 - -72 dBc (250 kHz, 2 Vpp, 25 Ω load)
 -78 dBc (250 kHz, 2 Vpp, 100 Ω load)
- Low Power Shutdown (THS6093)
 300 µA Total Standby Current
- Thermal Shutdown and Short Circuit Protection
- Standard SOIC, SOIC PowerPAD[™], and TSSOP PowerPAD[™] Package
- Evaluation Module Available



description

The THS6092/3 is a high-speed line driver ideal for driving signals from the remote terminal to the central office in asymmetrical digital subscriber line (ADSL) applications. It can operate from a single +12-V supply voltage while drawing only 7.3 mA of supply current per channel. It offers low –72 dBc total harmonic distortion driving a 25- Ω load (2 Vpp). The THS6092/3 offers a high 18.4-Vpp differential output swing across a 50- Ω load from a single +12-V supply. The THS6093 features a low-power shutdown mode, consuming only 300 μ A quiescent current per channel. The THS6092/3 is packaged in a standard SOIC, SOIC PowerPADTM, and TSSOP PowerPADTM package.



RELATED PRODUCTS

DEVICE	DESCRIPTION
THS6042/3	350-mA, \pm 12 ADSL CPE line driver
THS6052/3	175-mA, \pm 12 V ADSL CPE line driver
OPA2677	380-mA, +12 V ADSL CPE line driver
THS6062	Low noise ADSL receiver



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SLOS345C – JANUARY 2001 – REVISED OCTOBER 2002

		PACKAGE	D DEVICE		
TA	SOIC-8 [†] (D)	SOIC-8 [†] PowerPAD (DDA)	SOIC-14† (D)	TSSOP-14 [†] PowerPAD (PWP)	EVALUATION MODULES
0°C to 70°C	THS6092CD	THS6092CDDA	THS6093CD	THS6093CPWP	THS6092EVM THS6093EVM
-40°C to 85°C	THS6092ID	THS6092IDDA	THS6093ID	THS6093IPWP	—

[†] All packages are available taped and reeled. Add an R-suffix to the device type (i.e., THS6092IDR).

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{CC+} to V _{CC-}	14.7 V
Input voltage	$\dots \dots $
Output current (see Note 1)	350 mA
Differential input voltage	± 3 V
Maximum junction temperature	150°C
Total power dissipation at (or below) 25°C free-air temperature	. See Dissipation Ratings Table
Operating free-air temperature, T _A : Commercial	0°C to 70°C
Industrial	–40°C to 85°C
Storage temperature, T _{stg} : Commercial	–65°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The THS6092 and THS6093 may incorporate a PowerPAD[™] on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the PowerPAD[™] thermally enhanced package.

DISSIPATION RATING TABLE

PACKAGE	θJA	θJC	T _A = 25°C§ POWER RATING	T _A = 70°C§ POWER RATING	T _A = 85°C§ POWER RATING
D-8	95°C/W‡	38.3°C/W‡	1.1 W	0.63 W	0.47 W
DDA	45.8°C/W	9.2°C/W	2.3 W	1.31 W	0.98 W
D-14	66.6°C/W‡	26.9°C/W‡	1.6 W	0.90 W	0.68 W
PWP	37.5°C/W	1.4°C/W	2.8 W	1.60 W	1.20 W

[‡]This data was taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the Θ_{JA} is168°C/W for the D–8 package and 122.3°C/W for the D–14 package.

§ Power rating is determined with a junction temperature of 130°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance.

recommended operating conditions

		MIN	NOM MAX	UNIT	
	Dual supply	±2.5	±7		
Supply voltage, V _{CC+} to V _{CC-}	Single supply	+5	+14	V	
Our section from the former section T	C-suffix	0	70		
Operating free-air temperature, T _A	I-suffix	-40	85	°C	



SLOS345C – JANUARY 2001 – REVISED OCTOBER 2002

electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC+} = 12 V, V_{CC-} = GND, R_{FEEDBACK} = 750 Ω , R_L = 25 Ω (unless otherwise noted)

dynamic performance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BW Small-signal bandwidth (-3 dB) G=1		V _{CC} = 12 V		100		MHz
DVV	Small-signal bandwidth (-3 dB) G=1	$V_{CC} = 5 V$		90		IVITIZ
0.0		$V_{CC} = 12 V$		600		Mar
SR	Slew rate (see Note 2)	$V_{CC} = 5 V$		400		V/μs

NOTE 2: Slew rate is defined from the 25% to the 75% output levels.

noise/distortion performance

	PARAMETER			TEST CONDITIONS			TYP	MAX	UNIT	
Т	Total harmonic disto	Total harmonic distortion		RL = 25 Ω, f = 250 kHz	V _{O(pp)} = 2 V	-70				
THD	HD (single-ended configuration)	uration)	Gain = 4,	R _L = 25 Ω,	V _{O(pp)} = 2 V		-72		dBc	
				$V_{CC} = 12 V$, f = 250 kHz			-68			
Vn	Input voltage noise		V _{CC} = 12 V,	V _{CC} = 12 V, 5 V, f = 10 kHz			2.1		nV/√Hz	
	Input current noise	+Input	Vee - 12 V	5 V, f = 10 kHz	1-		2.1		pA/√Hz	
In	input current noise	–Input	$v_{\rm CC} = 12 v,$	5 V, T = T0 KHZ			10.9		pa/vHz	
Хт	Crosstalk		f = 250 kHz, G = 4,	$V_{O} = 2 V_{PP}$ R _L = 25 Ω	$V_{CC} = 5 V$		-65		dBc	
-					V _{CC} = 12 V		-63			

dc performance

	PARAMETER	TEST CO	TEST CONDITIONS			MAX	UNIT
	Input offset voltage		$T_A = 25^{\circ}C$		6	16	
			$T_A = full range$			21	mV
Vos	Differential offset voltage	V _{CC} = 12 V, 5 V	$T_A = 25^{\circ}C$		1	6	IIIV
	Differential offset voltage		$T_A = full range$			8	
	Offset drift	Т	$T_A = full range$		20		μV/°C
	 Input bias current 		$T_A = 25^{\circ}C$		3	10	
	- Input bias current		$T_A = full range$			12	
lun.	+ Input bias current	V _{CC} = 12 V, 5 V	T _A = 25°C		1	6	μA
IВ		$V_{CC} = 12 \ V, 5 \ V$	$T_A = full range$			7	μΑ
	Differential input bias current		$T_A = 25^{\circ}C$		3	10	
			$T_A = full range$			12	
ZOL	Open loop transimpedance	$R_L = 1 k\Omega$	V _{CC} = 12 V, 5 V		0.9		MΩ



SLOS345C – JANUARY 2001 – REVISED OCTOBER 2002

electrical characteristics over recommended operating free-air temperature range, $T_A = 25^{\circ}C$, $V_{CC+} = 12 \text{ V}$, $V_{CC-} = \text{GND}$, $R_{\text{FEEDBACK}} = 750 \Omega$, $R_L = 25 \Omega$ (unless otherwise noted) (continued)

input characteristics

PARAMETER		TEST C	TEST CONDITIONS		TYP	MAX	UNIT
		V _{CC} = 5 V	T _A = 25°C	1.5 to 3.5	1.1 to 3.9		
V	Innut common mode voltage renge	vCC = 5 v	T _A = full range	1.6 to 3.4			v
VICR	Input common-mode voltage range	V _{CC} = 12 V	T _A = 25°C	2.3 to 9.7	1.8 to 10.2		
			T _A = full range	2.4 to 9.6			
		V _{CC} = 5 V	T _A = 25°C	56	63		dB
CMRR			T _A = full range	54			
CIVIRR	Common-mode rejection ratio	V 40.V	T _A = 25°C	50	56		
		V _{CC} = 12 V	T _A = full range	48			
D .		+ Input			1		MΩ
RJ	Input resistance	-Input			15		Ω
CI	Input capacitance				2		pF

output characteristics

	PARAMETER		TEST C	TEST CONDITIONS		TYP	MAX	UNIT	
			D 05 0	$V_{CC} = 5 V$	1.4 to 3.6	1.1 to 3.9			
		Single ended 100 mV overdrive	R _L = 25 Ω	V _{CC} = 12 V	1.9 to 10.1	1.4 to 10.6			
VO	Output voltage swing		100 mV overdrive	D 400.0	$V_{CC} = 5 V$	1.3 to 3.7	1.05 to 3.95		V
			R _L = 100 Ω	V _{CC} = 12 V	1.5 to 10.5	1.1 to 10.9		1	
	Outrast ourread		R _L = 3.6 Ω,	$V_{CC} = 5 V$		240			
10	Output current		R _L = 10 Ω,	V _{CC} = 12 V	240	275		mA	
ISC	Short-circuit current		$R_L = 0 \Omega$,	V _{CC} = 12 V		325		mA	
	Output resistance		Open loop			15		Ω	

power supply

	PARAMETER			TEST CONDITIONS		TYP	MAX	UNIT	
	One of the second second	Dual supply			±2.25		±7	N	
VCC	Operating range	Single supply			4.5		14	V	
			T _A = 25°C		6.7	8.8			
I.				$V_{CC} = 5 V$	$T_A = full range$			10	mA
ICC	ICC Quiescent current (each driver)			T _A = 25°C		7.3	9.5		
			V _{CC} = 12 V	$T_A = full range$			10.5	mA	
				T _A = 25°C	-54	-58			
			VCC = 2 V	$T_A = full range$	-46	-		10	
PSRR	Power supply rejection ratio		10.11	T _A = 25°C	-58	-70		dB	
			V _{CC} = 12 V	$T_A = full range$	-50				



SLOS345C – JANUARY 2001 – REVISED OCTOBER 2002

electrical characteristics over recommended operating free-air temperature range, T_A = 25°C, V_{CC+} = 12 V, V_{CC-} = GND, R_{FEEDBACK} = 750 Ω , R_L = 25 Ω (unless otherwise noted) (continued)


shutdown characteristics (THS6093 only)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIL(SHDN)	Shutdown pin voltage for power up	V _{CC} = 12 V, GND = 6 V (GND Pin as Reference)			0.8	V
VIH(SHDN)	Shutdown pin voltage for power down	V _{CC} = 12 V, GND = 6 V (GND Pin as Reference)	2			V
ICC(SHDN)	Total quiescent current when in shutdown state	V _{SHDN} = 8 V, V _{GND} = 6 V, V _{CC} = 12 V		0.3	0.7	mA
t _{DIS}	Disable time (see Note 3)	V _{CC} = 12 V		0.2		μs
t _{EN}	Enable time (see Note 3)	V _{CC} = 12 V		0.5		μs
IIL(SHDN)	Shutdown pin input bias current for power up	$V_{SHDN} = 6 V,$ $V_{GND} = 6 V,$ $V_{CC} = 12 V$		40	100	μΑ
IIH(SHDN)	Shutdown pin input bias current for power down	V _{SHDN} = 9.3 V, V _{GND} = 6 V, V _{CC} = 12 V		50	100	μΑ

NOTE 3: Disable/enable time is defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.



SLOS345C - JANUARY 2001 - REVISED OCTOBER 2002



APPLICATION INFORMATION

Figure 1. THS6092 ADSL Application With 1:2 Transformer Ratio





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	•		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
THS6092ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	60921	Samples
THS6092IDDAR	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	60921	Samples
THS6093CPWPR	ACTIVE	HTSSOP	PWP	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	HS6093C	Samples
THS6093IPWP	ACTIVE	HTSSOP	PWP	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS6093I	Samples
THS6093IPWPR	ACTIVE	HTSSOP	PWP	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS6093I	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS6092IDDAR	SO Power PAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS6093CPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
THS6093IPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS6092IDDAR	SO PowerPAD	DDA	8	2500	350.0	350.0	43.0
THS6093CPWPR	HTSSOP	PWP	14	2000	350.0	350.0	43.0
THS6093IPWPR	HTSSOP	PWP	14	2000	350.0	350.0	43.0

GENERIC PACKAGE VIEW

DDA 8

PowerPAD[™] SOIC - 1.7 mm max height PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DDA0008B



PACKAGE OUTLINE

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.



DDA0008B

EXAMPLE BOARD LAYOUT

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



DDA0008B

EXAMPLE STENCIL DESIGN

PowerPAD[™] SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



PWP (R-PDSO-G14)

PowerPAD[™] PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



PWP (R-PDSO-G14) PowerPAD[™] SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



PowerPAD is a trademark of Texas Instruments





NOTES:

A.

- This drawing is subject to change without notice. Β.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F.




PWP (R-PDSO-G14) PowerPAD[™] SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



A Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





NOTES:

A.

- This drawing is subject to change without notice. Β.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated