

### **STFH13N60M2**

# N-channel 600 V, 0.35 Ω typ., 11 A MDmesh™ M2 Power MOSFET in a TO-220FP wide creepage package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub> R <sub>DS(on)</sub> max I		l <sub>D</sub>
STFH13N60M2	600 V	0.38 Ω	11 A

- Extremely low gate charge
- Excellent output capacitance (C<sub>OSS</sub>) profile
- 100% avalanche tested
- Zener-protected
- Wide creepage distance of 4.25 mm between the pins

### **Applications**

Switching applications

### **Description**

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

The TO-220FP wide creepage package provides increased surface insulation for Power MOSFETs to prevent failure due to arcing, which can occur in polluted environments.

**Table 1: Device summary** 

Order code	Marking	Package	Packaging
STFH13N60M2	13N60M2	TO-220FP wide creepage	Tube

June 2016 DocID029304 Rev 2 1/12

Contents STFH13N60M2

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e mechanical data	9
	4.1	TO-220FP wide creepage package information	9
5	Revisio	n history	11

STFH13N60M2 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 25	V
$I_D$	Drain current (continuous) at T <sub>C</sub> = 25 °C	11 <sup>(1)</sup>	Α
ΙD	Drain current (continuous) at T <sub>C</sub> = 100 °C	7 (1)	Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	44	Α
P <sub>TOT</sub>	Total dissipation at $T_C = 25$ °C	25	W
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_C$ = 25 °C)	2500	V
dv/dt (3)	Peak diode recovery voltage slope	15	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/IIS
T <sub>stg</sub>	Storage temperature range	FF to 150	°C
Tj	Operating junction temperature range	- 55 to 150	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	5	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>jmax</sub> )	2.8	Α
Eas	Single pulse avalanche energy (starting $T_j = 25^{\circ}C$ , $I_D = I_{AR}$ ; $V_{DD} = 50 \text{ V}$ )	125	mJ

<sup>&</sup>lt;sup>(1)</sup>Limited by maximum junction temperature.

<sup>&</sup>lt;sup>(2)</sup>Pulse width limited by safe operating area.

 $<sup>^{(3)}</sup>I_{SD} \leq$  11 A, di/dt  $\leq$  400 A/ $\mu$ s; VDS(peak < V(BR)DSS, VDD = 400 V

 $<sup>^{(4)}</sup>V_{DS} \le 480 \text{ V}$ 

Electrical characteristics STFH13N60M2

### 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 5: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	600			<b>V</b>
	Zero gate voltage	$V_{DS} = 600 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
IDSS	drain current	$V_{DS} = 600 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V <sub>GS</sub> = ± 25 V, V <sub>DS</sub> = 0 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5.5 A		0.35	0.38	Ω

#### Notes:

Table 6: Dynamic

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	580	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	32	-	pF
Crss	Reverse transfer capacitance	V <sub>GS</sub> = 0 V	-	1.1	-	pF
C <sub>oss eq.</sub> (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 480 V, V <sub>GS</sub> = 0 V	-	120	-	pF
Rg	Intrinsic gate resistance	ce f = 1 MHz open drain		6.6	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 11 A,	-	17	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure 15: "Test</i>	-	2.5	-	nC
$Q_{gd}$	Gate-drain charge	circuit for gate charge behavior")	-	9	-	nC

#### Notes:

**Table 7: Switching times** 

	<del>_</del>					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 5.5 A,	-	11	-	ns
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Test circuit for resistive	ı	10	-	ns
t <sub>d(off)</sub>	Turn-off delay time	load switching times" and Figure	ı	41	-	ns
tf	Fall time	19: "Switching time waveform")	-	9.5	-	ns

 $<sup>\</sup>ensuremath{^{(1)}}\mbox{Defined}$  by design, not subject to production test.

 $<sup>^{(1)}</sup>C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table 8: Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		11	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		1		44	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 11 A, V <sub>GS</sub> = 0 V	-		1.6	V
t <sub>rr</sub>	Reverse recovery time		-	297		ns
Qrr	Reverse recovery charge	I <sub>SD</sub> = 11 A, di/dt = 100 A/μs, V <sub>DD</sub> = 60 V ( see Figure 16: "Test circuit for inductive load switching		2.8		μC
I <sub>RRM</sub>	Reverse recovery current	and diode recovery times")	-	18.5		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 11 A, di/dt = 100 A/μs,	-	394		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}, \text{ (see}$ Figure 16: "Test circuit for - 3.8	3.8		μC	
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	19		Α

#### Notes:

<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area.

 $<sup>^{(2)}\</sup>text{Pulsed:}$  pulse duration = 300  $\mu\text{s,}$  duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

AM15712v1

(A)

VGS=7, 8, 9, 10V

16

12

8

4

0

4

0

4

VDS(V)




Figure 6: Normalized V(BR)DSS vs temperature

V(BR)DSS
(norm)

1.1

1.06

1.02

0.98

0.94

0.9


-50

0

50

100

TJ(°C)



STFH13N60M2 Electrical characteristics

Figure 8: Gate charge vs gate-source voltage (V) VDD=480V VDS 500 10 ID=11A 400 8 300 6 200 100 12 Qg(nC) 4 8 16






Figure 10: Normalized gate threshold voltage vs temperature AM15718v1 VGS(th) (norm 1.1 ID=250μA 1.0 0.9 8.0 0.7 0.6 0 50 100 TJ(°C) -50





Test circuits STFH13N60M2

### 3 Test circuits

Figure 14: Test circuit for resistive load




Figure 15: Test circuit for gate charge behavior

12 V 47 kΩ V 100 nF D.U.T.

VGS PARSE WIGHT 1 KΩ

VGS PARSE WIGHT 1 KΩ

VGS PARSE WIGHT 1 KΩ

AM01469v1

Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 TO-220FP wide creepage package information

57 D 14 G1 G Ε

Figure 20: TO-220FP wide creepage package outline

Table 9: TO-220FP wide creepage package mechanical data

	Sie 3. 10-22011 wide cree	mm	<del></del>
Dim.	Min.	Тур.	Max.
Α	4.60	4.70	4.80
В	2.50	2.60	2.70
D	2.49	2.59	2.69
Е	0.46		0.59
F	0.76		0.89
F1	0.96		1.25
F2	1.11		1.40
G	8.40	8.50	8.60
G1	4.15	4.25	4.35
Н	10.90	11.00	11.10
L2	15.25	15.40	15.55
L3	28.70	29.00	29.30
L4	10.00	10.20	10.40
L5	2.55	2.70	2.85
L6	16.00	16.10	16.20
L7	9.05	9.15	9.25
Dia	3.00	3.10	3.20

STFH13N60M2 Revision history

# 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
12-May-2016	1	Initial release
10-Jun-2016	2	Document status promoted from preliminary to production data.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

