





Buy

Sample &





### SN54AHC245, SN74AHC245

SCLS230J-OCTOBER 1995-REVISED JULY 2014

# SNx4AHC245 Octal Bus Transceivers With 3-State Outputs

### 1 Features

- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

# 2 Applications

- Servers
- PCs and Notebooks
- Network Switches
- Wearable Health and Fitness Devices
- Telecom Infrastructures
- Electronic Points of Sale


# 4 Simplified Schematic

# 3 Description

The SNx4AHC245 octal bus transceivers are designed for asynchronous two-way communication between data buses. This part operates from 4.5 V to 5.5 V.

Device Information <sup>(1)</sup>									
PART NUMBER	PACKAGE	BODY SIZE (NOM)							
	PDIP (20)	25.40 mm x 6.35 mm							
	SSOP (20)	7.50 mm x 5.30 mm							
SNx4AHC245	TSSOP (20)	6.50 mm x 4.40 mm							
	TVSOP (20)	5.00 mm x 4.40 mm							
	SOIC (20)	12.80 mm x 7.50 mm							

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**To Seven Other Channels** 



# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Sim	plified Schematic1
5	Rev	ision History 2
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	Handling Ratings 4
	7.3	Recommended Operating Conditions5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics
	7.6	Switching Characteristics, V_{CC} = 3.3 V $\pm$ 0.3 V $\ldots \ldots 6$
	7.7	Switching Characteristics, $V_{CC}$ = 5 V $\pm$ 0.5 V
	7.8	Noise Characteristics 7
	7.9	Operating Characteristics7
	7.10	Typical Characteristics 8
8	Para	ameter Measurement Information

9	Deta	iled Description	10
	9.1	Overview	10
	9.2	Functional Block Diagram	10
	9.3	Feature Description	10
	9.4	Device Functional Modes	10
10	Арр	lication and Implementation	11
	10.1	Application Information	11
	10.2	Typical Application	11
11	Pow	er Supply Recommendations	12
12	Layo	out	12
	12.1		
	12.2	Layout Example	
13		ce and Documentation Support	
	13.1	Related Links	13
	13.2	Trademarks	13
	13.3	Electrostatic Discharge Caution	13
	13.4	Glossary	13
14	Mec	hanical, Packaging, and Orderable	
		mation	13

# **5** Revision History

2

Submit Documentation Feedback

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision I (July 2003) to Revision J	Page
Updated document to new TI data sheet format	
Removed Ordering Information table.	1
Added Military Disclaimer to Features list.	
Added Applications.	
Added Device Information table.	
Added Handling Ratings table.	
Changed MAX ambient temperature to 125°C in Recommended Operating Condition	ions5
Added Typical Characteristics.	
Added Detailed Description section	
Added Application and Implementation section	11
Added Power Supply Recommendations and Layout sections	





#### SN54AHC245, SN74AHC245 SCLS230J-OCTOBER 1995-REVISED JULY 2014


#### www.ti.com

# 6 Pin Configuration and Functions

SN54AHC245 . . . J OR W PACKAGE SN74AHC245 . . . DB, DGV, DW, N, OR PW PACKAGE (TOP VIEW)

	•	,	
DIR		$\cup_{20}$	] <u>v<sub>cc</sub></u>
A1	2	19	] <u>OE</u>
A2	3	18	] B1
A3		17	] B2
A4	5	16	] B3
A5	6	15	] B4
A6	7	14	B5
A7	8 ]	13	B6
A8	[9	12	] B7
GND	[10	11	] B8

#### SN54AHC245 . . . FK PACKAGE (TOP VIEW)



	PIN		DECODIDION
NO.	NAME	- I/O	DESCRIPTION
1	DIR	I/O	Direction Pin
2	A1	I/O	A1 Input/Output
3	A2	I/O	Y4 Input/Output
4	A3	I/O	A2 Input/Output
5	A4	I/O	Y3 Input/Output
6	A5	I/O	A3 Input/Output
7	A6	I/O	Y2 Input/Output
8	A7	I/O	A4 Input/Output
9	A8	I/O	Y1 Input/Output
10	GND	_	Ground Pin
11	B8	I/O	A1 Input/Output
12	B7	I/O	Y4 Input/Output
13	B6	I/O	A2 Input/Output
14	B5	I/O	Y3 Input/Output
15	B4	I/O	A3 Input/Output
16	В	I/O	Y2 Input/Output
17	B2	I/O	A4 Input/Output
18	B2	I/O	Y1 Input/Output
19	B1	I/O	Output Enable
20	VCC	_	Power Pin

#### Pin Functions

SCLS230J-OCTOBER 1995-REVISED JULY 2014

www.ti.com

## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
$V_{CC}$	Supply voltage range	-0.5	7	V		
VI	Input voltage range <sup>(2)</sup>		Control inputs	-0.5	7	V
Vo	I/O, Output voltage range				V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0	Control inputs		-20	mA
I <sub>OK</sub>	I/O, Output clamp current	$V_{\rm O}$ < 0 or $V_{\rm O}$ :	> V <sub>CC</sub>		±20	mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA	
	Continuous current through $V_{CC}$ or GND				±75	mA

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	e	-65	150	°C
	Electrostatia disabarga	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		1500	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

4

Copyright © 1995–2014, Texas Instruments Incorporated



#### www.ti.com

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			SN54AH	C245	SN74AH	C245		
			MIN	MAX	MIN	C245           MAX           5.5           0.5           0.9           1.65           5.5           V <sub>CC</sub> -50           -4           -8           50           4           8           1000           20	UNIT	
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V	
		$V_{CC} = 2 V$	1.5		1.5			
$V_{\text{IH}}$	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V	
		$V_{CC} = 5.5 V$	3.85		3.85			
		$V_{CC} = 2 V$		0.5		0.5		
V <sub>IL</sub> I	Low-level input voltage			0.9		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		
VI	Input voltage	OE or DIR	0	5.5	0	5.5	V	
Vo	Output voltage	A or B	0	$V_{CC}$	0	$V_{CC}$	V	
		$V_{CC} = 2 V$		-50		-50	μA	
I <sub>OH</sub>	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8		$\begin{array}{c c c c c c c c } & \textbf{MAX} & \textbf{U} \\ \hline \textbf{N} & \textbf{MAX} & \textbf{U} \\ \hline \textbf{2} & 5.5 & \hline \\ \hline \textbf{2} & 5.5 & \hline \\ \hline \textbf{1} & \hline \\ \textbf{5} & \hline \\ \hline \textbf{5} & \hline \\ \hline \textbf{0} & \textbf{V}_{CC} & \hline \\ \hline \hline \textbf{-4} & \hline \\ \hline \hline \hline \\ \hline \textbf{-4} & \hline \\ \hline \hline \\ \hline \hline \hline \hline \\ \textbf{100} & \hline \\ \hline \hline \\ \hline \hline \end{array} $	ША	
		$V_{CC} = 2 V$		50		50	μA	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	~ ^	
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA	
A+/A.	Input transition rise or fell rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	<b>n</b> 0//	
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V	
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	125	°C	

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

#### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DB	DGV	DW	N	NS	PW	RGY	UNIT
		20 PINS							UNIT
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	96.0	116.1	79.8	51.5	77.1	102.8	35.1	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	57.7	31.3	45.8	38.2	43.6	36.8	43.3	
$R_{\theta JB}$	Junction-to-board thermal resistance	51.2	57.6	47.4	32.4	44.6	53.8	12.9	
ΨJT	Junction-to-top characterization parameter	19.4	1.0	18.5	24.6	17.2	2.5	0.9	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	50.8	56.9	47.0	32.3	44.2	53.3	12.9	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n/a	7.9	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### SN54AHC245, SN74AHC245

SCLS230J-OCTOBER 1995-REVISED JULY 2014

### 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	v	Т	<sub>A</sub> = 25°C		SN54AH	C245	SN74AHC245		UNIT
		TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	2		1.9		1.9		
		I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
V <sub>OH</sub>			4.5 V	4.4	4.5		4.4		4.4		V
		$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
		$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		
			2 V			0.1		0.1		0.1	
		I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
V <sub>OL</sub>			4.5 V			0.1		0.1		0.1	V
		$I_{OL} = 4 \text{ mA}$	3 V			0.36		0.5		0.44	
		I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44	
	A or B inputs		5.5 V			±0.1		±1		±1	
II.	OE or DIR	$V_{I} = V_{CC}$ or GND	0 V to 5.5 V			±0.1		±1 <sup>(1)</sup>		±1	μA
I <sub>OZ</sub> <sup>(2)</sup>			5.5 V			±0.25		±2.5		±2.5	μA
I <sub>CC</sub>		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40		40	μA
Ci	OE or DIR	$V_I = V_{CC}$ or GND	5 V		2.5	10				10	pF
Cio	A or B inputs	$V_{I} = V_{CC} \text{ or } GND$	5 V		4						pF

On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC}$  = 0 V. The parameter I<sub>OZ</sub> includes the input leakage current. (1)

(2)

## 7.6 Switching Characteristics, $V_{CC} = 3.3 V \pm 0.3 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD		T <sub>A</sub> = 25°0		SN54A	HC245	SN74AH	IC245	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
t <sub>PLH</sub>	A or B	B or A			5.8 <sup>(1)</sup>	8.4 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	~~	
t <sub>PHL</sub>	AUD	BOLA	C <sub>L</sub> = 15 pF		5.8 <sup>(1)</sup>	8.4 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	ns	
t <sub>PZH</sub>	OE	A or B	C <sub>1</sub> = 15 pF		8.5 <sup>(1)</sup>	13.2 <sup>(1)</sup>	1 <sup>(1)</sup>	15.5 <sup>(1)</sup>	1	15.5	ns	
t <sub>PZL</sub>	0E	AUB	$C_L = 15 \text{ pr}$		8.5 <sup>(1)</sup>	13.2 <sup>(1)</sup>	1 <sup>(1)</sup>	15.5 <sup>(1)</sup>	1	15.5	115	
t <sub>PHZ</sub>	OE	A or B	C <sub>L</sub> = 15 pF		8.9 <sup>(1)</sup>	12.5 <sup>(1)</sup>	1 <sup>(1)</sup>	15.5 <sup>(1)</sup>	1	15.5	ns	
t <sub>PLZ</sub>	0E	AUB	$C_L = 15 \text{ pr}$		8.9 <sup>(1)</sup>	12.5 <sup>(1)</sup>	1 <sup>(1)</sup>	15.5 <sup>(1)</sup>	1	15.5	115	
t <sub>PLH</sub>	A or B	B or A	C <sub>L</sub> = 50 pF		8.3	11.9	1	13.5	1	13.5	20	
t <sub>PHL</sub>	AUB	BUIA	$C_L = 50 \text{ pr}$		8.3	11.9	1	13.5	1	13.5	ns	
t <sub>PZH</sub>	OE	A == D	A or B	C = 50  pF		11	16.7	1	19	1	19	20
t <sub>PZL</sub>	0E	AUB	C <sub>L</sub> = 50 pF		11	16.7	1	19	1	19	ns	
t <sub>PHZ</sub>	OE	A or B	C = 50  pF		11.5	15.8	1	18	1	18	20	
t <sub>PLZ</sub>		AULP	C <sub>L</sub> = 50 pF		11.5	15.8	1	18	1	18	ns	
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1.5 <sup>(2)</sup>				1.5	ns	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(2) On products compliant to MIL-PRF-38535, this parameter does not apply.

6

www.ti.com

www.ti.com

## 7.7 Switching Characteristics, $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

DADAMETED	FROM	то	LOAD		T <sub>A</sub> = 25°C	;	SN54AH	IC245	SN74AHC245			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
t <sub>PLH</sub>	A or B	D or A	0 15 55		4 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1	6.5		
t <sub>PHL</sub>	A of B	B or A	C <sub>L</sub> = 15 pF		4 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1 <sup>(1)</sup>	6.5 <sup>(1)</sup>	1	6.5	ns	
t <sub>PZH</sub>	OE	A	0 45 -5		5.8 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10		
t <sub>PZL</sub>	ÛE	A or B	C <sub>L</sub> = 15 pF		5.8 <sup>(1)</sup>	8.5 <sup>(1)</sup>	1 <sup>(1)</sup>	10 <sup>(1)</sup>	1	10	ns	
t <sub>PHZ</sub>	OE	A or B	C <sub>1</sub> = 15 pF		5.6 <sup>(1)</sup>	7.8 <sup>(1)</sup>	1 <sup>(1)</sup>	9.2 <sup>(1)</sup>	1	9.2		
t <sub>PLZ</sub>	UE	AUD	$C_L = 15 \text{ pr}$		5.6 <sup>(1)</sup>	7.8 <sup>(1)</sup>	1 <sup>(1)</sup>	9.2 <sup>(1)</sup>	1	9.2	ns	
t <sub>PLH</sub>	A	DerA	0 50 - 5	0 50 - 5		5.5	7.5	1	8.5	1	8.5	
t <sub>PHL</sub>	A or B	B or A	C <sub>L</sub> = 50 pF		5.5	7.5	1	8.5	1	8.5	ns	
t <sub>PZH</sub>	OE	A or B			7.3	10.6	1	12	1	12		
t <sub>PZL</sub>	UE	AUD	C <sub>L</sub> = 50 pF		7.3	10.6	1	12	1	12	ns	
t <sub>PHZ</sub>	OE	A or P	C = 50  pF		7	9.7	1	11	1	11	20	
t <sub>PLZ</sub>	UE	A or B	C <sub>L</sub> = 50 pF		7	9.7	1	11	1	11	ns	
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1 <sup>(2)</sup>				1	ns	

On products compliant to MIL-PRF-38535, this parameter is not production tested.
 On products compliant to MIL-PRF-38535, this parameter does not apply.

## 7.8 Noise Characteristics<sup>(1)</sup>

 $V_{CC} = 5 \text{ V}, \text{ } \text{C}_{L} = 50 \text{ pF}, \text{ } \text{T}_{A} = 25^{\circ}\text{C}$ 

	PARAMETER	SN7	UNIT		
	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.9		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.9		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		4.3		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V

(1) Characteristics are for surface-mount packages only.

## 7.9 Operating Characteristics


 $V_{CC} = 5 \text{ V}, \text{ } \text{T}_{A} = 25^{\circ}\text{C}$ 

	PARAMETER	TEST CO	NDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	f = 1 MHz	14	pF

SN54AHC245, SN74AHC245 SCLS230J-OCTOBER 1995-REVISED JULY 2014 NSTRUMENTS www.ti.com

**FEXAS** 


## 7.10 Typical Characteristics





www.ti.com

### 8 Parameter Measurement Information



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1$  MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq 3$  ns, t<sub>f</sub>  $\leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


#### Figure 3. Load Circuit and Voltage Waveforms

### 9 Detailed Description

#### 9.1 Overview

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements. The SNx4AHC245 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 9.2 Functional Block Diagram



To Seven Other Channels

#### 9.3 Feature Description

- V<sub>CC</sub> is optimized at 5 V
- Allows down voltage translation from 5 V to 3.3 V
  - Inputs accept voltage levels up to 5.5 V
- Slow edge rates minimize output ringing

#### 9.4 Device Functional Modes

# Table 1. Function Table (Each Transceiver)

INP	UTS	OPERATION					
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	Х	Isolation					



#### www.ti.com

### **10** Application and Implementation

#### **10.1** Application Information

The SNx4AHC245A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages to 5.5 V at any valid  $V_{CC}$  making it ideal for down translation.

#### **10.2 Typical Application**




Figure 4. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs: See ( $\Delta t/\Delta V$ ) in the *Recommended Operating Conditions* table.
  - Specified high and low levels: See (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 75 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

SCLS230J-OCTOBER 1995-REVISED JULY 2014


www.ti.com

**NSTRUMENTS** 

FXAS

## Typical Application (continued)

### 10.2.3 Application Curves



## **11 Power Supply Recommendations**

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended; if there are multiple V<sub>CC</sub> pins, then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and a 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.


## 12 Layout

#### 12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

### 12.2 Layout Example



### Figure 6. Layout Diagram



www.ti.com

### **13** Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54AHC245	Click here	Click here	Click here	Click here	Click here
SN74AHC245	Click here	Click here	Click here	Click here	Click here

#### Table 2. Related Links

#### 13.2 Trademarks

All trademarks are the property of their respective owners.

#### **13.3 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.4 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



9-Mar-2021

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9681801Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9681801Q2A SNJ54AHC 245FK	Samples
5962-9681801QRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681801QR A SNJ54AHC245J	Samples
5962-9681801QSA	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681801QS A SNJ54AHC245W	Samples
5962-9681801VSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681801VS A SNV54AHC245W	Samples
SN74AHC245DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245	Samples
SN74AHC245DGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245	Samples
SN74AHC245DW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245	Samples
SN74AHC245DWE4	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245	Samples
SN74AHC245DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245	Samples
SN74AHC245DWRE4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245	Samples
SN74AHC245N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC245N	Samples
SN74AHC245NSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245	Samples
SN74AHC245PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245	Samples
SN74AHC245PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	HA245	Samples
SN74AHC245PWRE4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245	Samples
SN74AHC245PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245	Samples



9-Mar-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54AHC245FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9681801Q2A SNJ54AHC 245FK	Samples
SNJ54AHC245J	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681801QR A SNJ54AHC245J	Samples
SNJ54AHC245W	ACTIVE	CFP	W	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9681801QS A SNJ54AHC245W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



#### www.ti.com

# PACKAGE OPTION ADDENDUM

9-Mar-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHC245, SN54AHC245-SP, SN74AHC245 :

- Catalog: SN74AHC245, SN54AHC245
- Automotive: SN74AHC245-Q1, SN74AHC245-Q1
- Enhanced Product: SN74AHC245-EP, SN74AHC245-EP
- Military: SN54AHC245
- Space: SN54AHC245-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHC245DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC245DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74AHC245NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHC245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHC245PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

31-Mar-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC245DBR	SSOP	DB	20	2000	853.0	449.0	35.0
SN74AHC245DGVR	TVSOP	DGV	20	2000	853.0	449.0	35.0
SN74AHC245DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHC245NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74AHC245PWR	TSSOP	PW	20	2000	853.0	449.0	35.0
SN74AHC245PWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74AHC245PWRG4	TSSOP	PW	20	2000	853.0	449.0	35.0

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# **DB0020A**



# **PACKAGE OUTLINE**

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0020A

# **EXAMPLE BOARD LAYOUT**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0020A

# **EXAMPLE STENCIL DESIGN**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



# **PACKAGE OUTLINE**

# SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated