
SCLS016C - MARCH 1984 - REVISED MARCH 2003


- Operating Voltage Range of 4.5 V to 5.5 V
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 11 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max

SN54HCT623 . . . J OR W PACKAGE SN74HCT623 . . . DW OR N PACKAGE (TOP VIEW)



- Inputs Are TTL-Voltage Compatible
- Lock Bus-Latch Capability
- True Logic
- High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads

SN54HCT623 . . . FK PACKAGE (TOP VIEW)



description/ordering information

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation allows for maximum flexibility in timing.

The 'HCT623 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic levels at the output-enable (OEAB and OEBA) inputs.

The output-enable inputs disable the device so that the buses are effectively isolated. The dual-enable configuration gives the transceivers the capability to store data by simultaneously enabling OEAB and OEBA. Each output reinforces its input in this transceiver configuration. When both OEAB and OEBA are enabled and all other data sources to the two sets of bus lines are in the high-impedance state, both sets of bus lines (16 total) remain at their last states. The 8-bit codes appearing on the two sets of buses are identical.

To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to V_{CC} through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

ORDERING INFORMATION

TA	PACKAC	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	PDIP – N	Tube	SN74HCT623N	SN74HCT623N
-40 C to 65 C	SOIC - DW	Tube	SN74HCT623DW	HCT623
	CDIP – J	Tube	SNJ54HCT623J	SNJ54HCT623J
–55°C to 125°C	CFP – W	Tube	SNJ54HCT623W	SNJ54HCT623W
	LCCC - FK	Tube	SNJ54HCT623FK	SNJ54HCT623FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE

INP	UTS	ODEDATION
OEBA	OEAB	OPERATION
L	L	B data to A bus
Н	Н	A data to B bus
Н	L	Isolation
L	Н	B data to A bus, A data to B bus

logic diagram (positive logic)



To Seven Other Transceivers

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ _{JA} (see Note 2): DW package	58°C/W
N package	69°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 3)

			SN	54HCT6	23	SN	74HCT6	23	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2	S		2			V
VIL	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V		Q	0.8			0.8	V
VI	Input voltage		0	Ć	Vcc	0		VCC	V
٧o	Output voltage		0 4	20	Vcc	0		VCC	V
t _t	Input transition (rise and fall) time		D. C.)	500			500	ns
TA	Operating free-air temperature	-	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETED	TEST COND	ITIONS	V	Т	A = 25°C	;	SN54H	CT623	SN74H	CT623	UNIT	
PARAMETER		TEST COND	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONT		
Voн		VI = VIH or VIL	$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		V	
VOH		VI = VIH OI VIL	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V	
Vai		\\ \\ or \\.	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V	
VOL		VI = VIH or VIL	$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	V	
lį	OEAB or OEBA	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100	1/	±1000		±1000	nA	
loz	A or B	$V_O = V_{CC}$ or GND		5.5 V		±0.01	±0.5	\mathcal{I}_{η}	±10		±5	μΑ	
Icc		$V_I = V_{CC}$ or 0,	I _O = 0	5.5 V			8	20	160		80	μΑ	
∆lcc†	-	One input at 0.5 V or 2 Other inputs at 0 or V		5.5 V		1.4	2.4	Yd	3		2.9	mA	
Ci	OEAB or OEBA			4.5 V to 5.5 V		3	10	·	10		10	pF	

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	V	Τ _A	λ = 25°C	;	SN54H0	CT623	SN74H	CT623	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
	A or B	B or A	4.5 V		15	22		33		28	ns	
^t pd	AOIB	BULK	5.5 V		13	20		30		25	115	
	OEBA	A -	4.5 V		30	42		63		53	ns	
t _{en}	OEBA		5.5 V		23	38		57		48	115	
.	t.: <u>OFD4</u>	А	4.5 V		18	30		45		38	20	
^t dis	OEBA	A	5.5 V		16	28	4	42		35	ns	
	OEAB	В	4.5 V		30	42	$\gamma_{\gamma_{\zeta}}$	63		53	ns	
t _{en}	OLAB	В	5.5 V		23	38	70%	57		48	115	
+	OEAB	В	4.5 V		18	30	ď	45		38	ns	
^t dis	OLAB	В	5.5 V		16	28		42		35	115	
+.		A or B	4.5 V		9	12		18		15	ne	
t _t		AUIB	5.5 V		8	11		16		14	ns	



SN54HCT623, SN74HCT623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS016C - MARCH 1984 - REVISED MARCH 2003


switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	T _A = 25°C			SN54HCT623	SN74HCT623	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT	
.	4 A 22 D		4.5 V		18	38	58	47	20	
^t pd	A or B	BULK	B or A	5.5 V		11	34	52	42	ns
	<u> </u>	А	4.5 V		36	59	89	74		
	OEBA	Α	5.5 V		30	53	80	67	no	
t _{en}	OEAB	В	4.5 V		36	59	\$ 89	74	ns	
	OEAB	Ь	5.5 V		30	53	80	67		
+.		A or B	4.5 V		17	42 63 53				
t _t		AUID	5.5 V		14	38	57	48	ns	


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C	pd Power dissipation capacitance per transceiver	No load	40	pF


PARAMETER MEASUREMENT INFORMATION




PARAM	/IETER	RL	CL	S1	S2	
	tPZH	1 k Ω	50 pF or	Open	Closed	
ten	tPZL	1 K22	150 pF	Closed	Open	
.	tPHZ	1 k Ω	50 pF	Open	Closed	
^t dis	^t PLZ	1 K22	30 pr	Closed	Open	
t _{pd} or	t _t	_	50 pF or 150 pF	Open	Open	



VOLTAGE WAVEFORM INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 6$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCT623N	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT623N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated