

# **STI6N95K5**

## N-channel 950 V, 1 Ω typ., 9 A MDmesh<sup>™</sup> K5 Power MOSFET in an I<sup>2</sup>PAK package

Datasheet - production data



Figure 1: Internal schematic diagram



### Features

Order code	VDS	RDS(on) max.	ID	Ртот
STI6N95K5	950 V	1.25 Ω	9 A	90 W

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### Description

This very high voltage N-channel Power MOSFET is designed using MDmesh<sup>™</sup> K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STI6N95K5	6N95K5	I²PAK	Tube

DocID030594 Rev 1

This is information on a product in full production.

### Contents

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	I <sup>2</sup> PAK package information	9
5	Revisio	n history	11



## 1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±30	V
I <sub>D</sub>	Drain current (continuous) at $T_C = 25 \ ^\circ C$	9	А
lD	Drain current (continuous) at $T_c = 100 \ ^\circ C$	6	А
IDM <sup>(1)</sup>	Drain current (pulsed)	36	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \ ^{\circ}C$	90	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	55 to 150	0°
T <sub>stg</sub>	Storage temperature range	- 55 to 150	

#### Notes:

 $^{(1)}$ Pulse width limited by safe operating area  $^{(2)}I_{SD} \le 9$  A, di/dt  $\le 100$  A/µs; V<sub>DS</sub> peak < V<sub>(BR)DSS</sub>  $^{(3)}V_{DS} \le 760$  V

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj</sub> -case	Thermal resistance junction-case	1.39	°C/W
Rthj-amb	Thermal resistance junction-ambient	62.5	°C/W

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )	3	А
Eas	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}$ , $I_D = I_{AR}$ , $V_{DD} = 50 \text{ V}$ )	90	mJ



## 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

Table 5: On/off-state							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	950			V	
		$V_{GS} = 0 V, V_{DS} = 950 V$			1	μA	
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 950 V$ Tc = 125 °C <sup>(1)</sup>			50	μA	
lgss	Gate body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			±10	μA	
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DD} = V_{GS}$ , $I_D = 100 \ \mu A$	3	4	5	V	
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 3 \text{ A}$		1	1.25	Ω	

#### Notes:

<sup>(1)</sup> Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	450	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	30	-	pF
Crss	Reverse transfer capacitance	V63 – V V	-	1.6	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	V <sub>DS</sub> = 0 to 760 V,	-	45	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	$V_{GS} = 0 V$	-	19	-	pF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 760 \text{ V}, \text{ I}_{D} = 6 \text{ A}$	-	13	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 0 to 10 V	-	3	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	7	-	nC

#### Table 6: Dynamic

#### Notes:

 $^{(1)}$  C\_{o(tr)} is a constant capacitance value that gives the same charging time as C\_{oss} while V\_{DS} is rising from 0 to 80% V\_{DSS}.

 $^{(2)}$   $C_{o(er)}$  is a constant capacitance value that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .



#### Electrical characteristics

	Table 7: Switching times							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 475 V, $I_D$ = 3 A,	-	12	-	ns		
tr	Rise time	$R_{\rm G} = 4.7 \Omega$	-	12	-	ns		
t <sub>d(off)</sub>	Turn-off delay time	$V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	33	-	ns		
t <sub>f</sub>	Fall time	(see Figure 14: "Test circuit for resistive load switching times" and Figure 19: "Switching time waveform")	-	21	-	ns		

#### Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		9	А
Isdm <sup>(1)</sup>	Source-drain current (pulsed)		-		36	А
Vsd <sup>(2)</sup>	Forward on voltage	$I_{SD} = 6 A, V_{GS} = 0 V$	-		1.6	V
trr	Reverse recovery time	I <sub>SD</sub> = 6 A, di/dt = 100 A/µs,	-	372		ns
Qrr	Reverrse recovery charge	V <sub>DD</sub> = 60 V (see <i>Figure 16: "Test circuit</i> for	-	4		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	22		А
trr	Reverse recovery time	$I_{SD} = 6 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	522		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{\text{j}} = 150 ^{\circ}\text{C}$ (see Figure 16: "Test circuit for	-	5		μC
Irrm	Reverse recovery current	inductive load switching and diode recovery times")	-	20		A

#### Notes:

 $^{(1)}\mbox{Pulse}$  width limited by safe operating area

 $^{(2)}$ Pulsed: pulse duration = 300  $\mu s,$  duty cycle 1.5%

#### Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V(BR)GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.













ID(A)

3.0

2.0

2.5

1.0

1.5

DocID030594 Rev 1

2

4

2

0

0

#### STI6N95K5

57

#### **Electrical characteristics**







DocID030594 Rev 1

### **3** Test circuits









### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### 4.1 I<sup>2</sup>PAK package information





#### Package information

Table 10: I<sup>2</sup>PAK package mechanical data

#### STI6N95K5

Dim.		mm			
Dini.	Min.	Тур.	Max.		
A	4.40	-	4.60		
A1	2.40	-	2.72		
b	0.61	-	0.88		
b1	1.14	-	1.70		
С	0.49	-	0.70		
c2	1.23	-	1.32		
D	8.95	-	9.35		
е	2.40	-	2.70		
e1	4.95	-	5.15		
E	10	-	10.40		
L	13	-	14		
L1	3.50	-	3.93		
L2	1.27	-	1.40		



## 5 Revision history

Table 11: Document revision history

\_\_\_\_\_

Date	Revision	Changes
03-May-2017	1	First release.



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

